TRC1000 Reconde v1.1 Xilinx ISE 14.7 Tutorial

Sangjun Eom

Date: 7.10.2018





Table of Contents

- 1. Hardware Setup
- 2. Copy an Existing Project
 - A. Test the Project
 - a. Open the Project on Xilinx Platform Studio
 - b. Import the Project to Xilinx SDK
 - c. Program the Hardware
 - **B. Modify the Project**
 - a. Add a New Software Module
 - b. Add a New IP Core (Add / Change Wedges)
 - c. Create a New IP Core
- 3. Create a New Project
- 4. Troubleshooting



HARDWARE SETUP

1. CPU and I/O

The RecoNode is a reconfigurable computational node for creating heterogeneous wireless control networks.

Each node includes a hard-core PowerPC CPU (reconfigurable software), an FPGA (reconfigurable computational hardware), and two MorphingBus peripheral I/O buses (reconfigurable I/O hardware).

From 1 to n nodes can be configured to create an integrated control network using PBO/RT software.



1. Hardware Setup

You can either use...

- New RecoNode TRC1000 v1.1 (S/N 200 215)
- Old RecoNode TRC1000 v1.0 (S/N 000 199)

Both RecoNode versions 1.1 and 1.0 are based on the Xilinx Virtex4 FPGA with onboard PROM and DRAM.


The MorphingBus depends on the configuration of the FPGA for proper operation, so we have a few "standard I/O stacks" to make start-up easy.

See the RecoNode Morphing Bus manual for I/O options.



1. Identifying a Good RecoNode v1.1





3

TRC1000 v1.1 SN # 200 - 215

The RecoNode PCB includes some routing errors that must be fixed with "blue wires" for proper operation for either v1.0 or v1.1. If your RecoNode has a serial number (Fig. 1), it should be ready to go.

Some indicators of fixes include:

- JTAG plug has been relocated to bottom side (Fig. 2)
- Power wire added to DRAM (Fig. 3)



1. Hardware Setup



Connect Xilinx Programmer to JTAG Pin Headers on RecoNode Connect UART to UART Pin Headers (J5) located on bottom side of RecoNode

1. Hardware Setup

Supply **3.7** Volts to the power board. TRC 1000 should be connected to JTAG, serial communication cable, and power board

If (The board is not programmed) then If the current is around 0.2 – 0.3 A then Pass, it is good If the current is > 0.3 A, then Turn off the power supply. Something might be shorted.

If (The chip is programmed) then If The current rises from 0.2 – 0.3 A to 0.5 – 0.6 A. then Pass, it is good If the current is > ~0.65 A - after programmed then Turn off the power supply. Something might be shorted.



1. Hardware Setup – MorphingBus



Standard I/O Stack

RecoNode has two MorphingBus connectors where you can stack I/O wedges in a double-helix.


The *CRL Standard Stack* is composed of Morphing Bus 1 (left in Fig)

- TRC1140 IMU Wedge (1st level)
- TRC1120 Motor Wedge (2nd level)
- TRC1121 Servo Wedge (3rd level) Morphing Bus 2 (right in Fig)
- TRC1150 Zigbee Wedge (1st level)

However, you can customize your stack and change the number & order of the I/O wedges. Different projects use different I/O configurations and the FPGA configuration in the XPS must reflect the physical stack.



1. Hardware Setup – Standard I/O Stack



2. Copy an Existing Project

First, let's install ISE 14.7 software from Xilinx.



2. Installation of Software

Multi-File Download: ISE Design - 14.7 Full Product Installation

| Last Updated October 2013 As of October 2013, ISE has moved into the sustaining phase of its product life cycle, and there are no more planned ISE releases. ISE supports the following devices families and their previous generations: Spartan-6, Virtex-6, and Coolrunner. For more | Download Includes | ISE Design Suite (All Editions) Lab Tools: Standalone Installation Platform Studio and Embedded Development Kit Software Development Kit (SDK) System Generator for DSP | |
|--|-------------------|--|---------------|
| information, visit the ISE Design Suite | Download Type | Full Product Installation | |
| Xilinx recommends Vivado Design Suite for new design starts | Last Updated | Oct 23, 2013 | |
| with Virtex-7, Kintex-7, Artix-7, and Zynq-7000. | Answers | 14.7 - Release Notes ISE Design Suite 14 - Known Issues | |
| All Platforms - Split Installer Base Image - File 1/4 (TAR/GZIP - | Enablement | License Solution Center | |
| 1.95 GB) MD5 SUM Value: ff0f8a08aba2b7110fa730c6b15067d6 | Order DVD | ISE Design Suite DVD | |
| L Install Data A - File 2/4 (ZIP - 1.97 GB) MD5 SUM Value: c0962036464ff6b772b20c032b2f954b | | | |
| Linstall Data B - File 3/4 (ZIP - 1.97 GB) MD5 SUM Value: e6146a7eac7c026b4b507fdfb7549e4e | | Download Xilinx design to <u>https://www.xilinx.com/si</u> <u>ad/index.html/content/xil</u> adNav/design-tools.html | upport/downlo |
| Install Data C - File 4/4 (ZIP - 1.98 GB) MD5 SUM Value: 90943813f27a083e8929f3e742416417 | | | |

If they ask for licenses, input this to "path to license": <u>2100@marina.ecn.purdue.edu</u> (purchased by Dr. Richard M. Voyles for CRL), (Last update 12/12/2016)



2. A. Test the Project

- a. Open on Xilinx Platform Studio
- b. Import the Project to Xilinx SDK
- c. Program the Hardware

We will program the hardware with an existing project and test it.



OPEN EXISTING PROJECT WITH XPS

- a. Xilinx Platform Studio (XPS) Provides Hardware Configuration Tools
 - The XPS allows the configuration of the FPGA hardware
 - VHDL and Verilog code can be written for custom logic
 - IP cores can be embedded from the Xilinx library
 - Signals can be routed to different pins



2. A. a. Xilinx Platform Studio

| Co v kecoNode | ► TRC1000_StandardStack ► | | | |
|------------------------|---|-------------------|---------------------|-------|
| Organize 🔻 💼 Open | Share with New folder | | | |
| | | | | |
| 🚖 Favorites | Name | Date modified | Туре | Size |
| 🧮 Desktop | 鷆 .metadata | 7/9/2018 6:39 PM | File folder | |
| 🗼 Downloads | 鷆xps | 7/9/2018 7:20 PM | File folder | |
| 🖳 Recent Places | 鷆 data | 7/9/2018 6:29 PM | File folder | |
| 🗇 A360 Drive | 퉬 etc | 7/9/2018 6:29 PM | File folder | |
| | 鷆 hdi | 7/9/2018 6:29 PM | File folder | |
| 门 Libraries |) implementation | 7/9/2018 6:36 PM | File folder | |
| Documents | 퉬 pcores | 7/9/2018 6:30 PM | File folder | |
| 🌙 Music | 鷆 revup | 7/9/2018 6:36 PM | File folder | |
| Pictures | 퉬 SDK | 7/9/2018 6:29 PM | File folder | |
| 🗐 Subversion | 퉬 software | 7/9/2018 6:29 PM | File folder | |
| 🛃 Videos | 퉬 synthesis | 7/9/2018 6:29 PM | File folder | |
| |]] TRC1000_StandardStack_hw_platform | 7/9/2018 7:24 PM | File folder | |
| 👰 Computer | clock_generator_0.log | 12/12/2014 11:07 | wrifile | 1 KB |
| 🏭 Local Disk (C:) | 📄 platgen.log | 12/12/2014 11:07 | wrifile | 19 KB |
| 👝 Local Disk (D:) | 📄 platgen.opt | 12/12/2014 11:07 | OPT File | 1 KB |
| 👝 SANGJUN (H:) | psf2Edward.log | 12/12/2014 11:07 | wrifile | 1 KB |
| 🙀 montgom6 (\\myhc | SDK.log | 7/10/2018 1:39 PM | wrifile | 4 KB |
| 🚽 voyleslab (\\techsto | system.bsb | 12/12/2014 11:07 | BSB File | 2 KB |
| 🔊 A360 Drive | system.log | 7/10/2018 5:50 PM | wrifile | 3 KB |
| | system.make | 7/9/2018 7:20 PM | MAKE File | 8 KB |
| 📬 Network | system.mhs | 12/12/2014 11:07 | MHS File | 8 KB |
| | 🍪 system.xmp | 7/9/2018 6:37 PM | Xilinx Platform Stu | 1 KB |
| | system_incl.make | 7/9/2018 7:20 PM | MAKE File | 4 KB |
| | test.log | 7/9/2018 6:38 PM | wrifile | 0 KB |
| | Version_Changes.log | 7/9/2018 6:37 PM | wrifile | 1 KB |
| | 📄 xdsgen.log | 12/12/2014 11:07 | wrifile | 4 KB |
| | | | | |

We are starting with an existing project, so all logic has been already defined.

Open the existing *.xmp file so we can export the hardware definition to the software environment.



Date modified: 7/9/2018 6:37 PM Xilinx Platform Studio Project Size: 535 bytes

system.xmp

Date created: 7/9/2018 6:29 PM

2. A. a. Xilinx Platform Studio

🗞 Xilinx Platform Studio (EDK_P.20131013) - C:\Users\admin\Desktop\RecoNode\TRC1000_StandardStack\system.xmp - [System Assembly View]

🍪 File Edit View Project Hardware Device Configuration Debug Simulation Window Help

i 🔊 🚐 🚄 i 🏹 🗠 🗛 🖪 i 🚛 🛱 i 🚑 🚑 i 🕞 🐻 i 🗴 😴


| Vavigator 🛛 🗙 | IP Catalog | 2 | | | + 🗆 | P × | | Bus Interfaces | Ports | Addresses | | | | |
|-------------------|--------------------------|------------|---------|--------|------------------------------------|---------------------------------------|---------------|-----------------|-------------|----------------|---------------|--------------------------------------|--------------|------|
| 1 | 1 | | | | | B | | Name | Bus Name | | Туре | IP Version | | |
| Design Flow | Description | IP Version | IP Type | Status | Processor Suppor IP Classification | 880 | | plb | | | plb_v46 | 1.05.a | | |
| | 🖨 🐮 EDK Install | | | | | | | ppc405_0 | | | ppc405_virt | | | |
| S | Analog | | | | | | - - | plb_bram_if | | | bram_block | | | |
| * | Arithmetic | | | | | | - K- | 😟 xps_bram_if | | | xps_bram_if | | | |
| Run DRCs | Bus and Bridge | | | | | - I K- | | itagppc_cnt | | | jtagppc_cntlr | | | |
| | Clock, Reset and Interru | | | | | | | 😑 motor_wed | | | motor_wed | 1.10.a | | |
| nplement Flow | Communication High | | | | | . | | | plb | | | | | |
| npiement now | Communication Low-S | | | | | | ~ | proc_sys_re | | - 📩 📩 | proc_sys_re | | | |
| 4 • | DMA and Timer | | | | | | | ia cc2520_reset | | | xps_gpio | 2.00.a | | |
| 1 | Debug | | | | | | | SPLB | plb | | | | | |
| | FPGA Reconfiguration | | | | | | | 🖨 led | | | xps_gpio | 2.00.a | | |
| enerate Netlist | General Purpose IO | | | | | | | SPLB | plb | - | | | | |
| | IO Modules | | | | | | | ⊕ xps_iic_0 | | | xps_iic | 2.03.a | | |
| - * | Interprocessor Commu | | | | | | - | 🖨 xps_spi_0 | | - 📩 📩 | xps_spi | 2.02.a | | |
| 1010 | Memory and Memory | | | | | | | SPLB | plb | | | | | |
| nerate BitStream | ⊕ PCI | | | | | | | 🖨 xps_timer_0 | | - 📩 📩 | xps_timer | 1.02.a | | |
| | Peripheral Controller | | | | | | | SPLB | plb | - | | | | |
| | Processor | | | | | | - | 🖨 xps_timer_1 | | - 📩 📩 | xps_timer | 1.02.a | | |
| SDK | Utility | | | | | | | SPLB | plb | - | | | | |
| Export Design | Project Local PCores | | | | | | | 🖨 xps_timer_2 | | - 📩 📩 | xps_timer | 1.02.a | | |
| LADOI (D'Ebigi i | | | | | | | | SPLB | plb | - | | | | |
| | | | | | | | | 🖨 xps_timer_3 | | - 📩 📩 | xps_timer | 1.02.a | | |
| imulation Flow | | | | | | i 🎍 🚽 | | SPLB | plb | - | | | | |
| | | | | | | | | 😑 xps_timer_4 | | - 📩 📩 | xps_timer | 1.02.a | | |
| 4 | | | | | | • • • • • • • • • • • • • • • • • • • | | SPLB | plb | - | | | | |
| The second | | | | | | | | 🖨 xps_timer_5 | | - 📩 📩 | xps_timer | 1.02.a | | |
| nerate HDL Files | | | | | | | | SPLB | plb | - | | | | |
| | | | | | | | | 😑 xps_timer_6 | | - 📩 📩 | xps_timer | 1.02.a | | |
| | | | | | | | | SPLB | plb | - | | | | |
| л | | | | | | | | 🖨 xps_timer_7 | | - 📩 📩 | xps_timer | 1.02.a | | |
| unch Simulator | | | | | | Legend | | | | | | | | |
| | Search IP Catalog: | | | | Clear | | | | | | | onnected M Monit duction 🕸 Beta 🚝 | | nt |
| | Scarch IF Catalog. | | | | Clear | | | Discontinued | icense (eva | , <u>~</u> L00 | | | a sveropiner | |
| | 🍪 Project 🍪 IP Catalog | | | | | 2 | | gn Summary | × (| 3 | Graphical Des | ign View | 🗙 🗞 | Syst |
| | Console | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |



2. A. a. Xilinx Platform Studio

| 🍪 Xilinx Platform Studio | o (EDK_P.20131013) - C:\Users\admin\Desktop\RecoNode' |
|--|---|
| File Edit View | Project Hardware Device Configuration Debug S |
| 🕺 🎑 🍯 🕺 😒 | 🛛 🛛 🖾 🔜 📾 📾 📾 🔤 🗠 |
| Navigator 🗙 | Project ↔ □ ♂ × |
| Design Flow Run DRCs Implement Flow Generate Netlist | Platform → Project Files → MHS File: system.ucf → UCF File: data\system.ucf → iMPACT Command File: etc/download.cmd → Implementation Options File: etc/fast_runtime.o → Bitgen Options File: etc/bitgen.ut → Elf Files ⊕→ ppc405_0 → Project Options → Device: xc4vfx20ff672-10 → Netlist: TopLevel → Implementation: XPS (Xflow) → HDL: VHDL → Sim Model: BEHAVIORAL → Design Summary |
| Generate BitStream Export Design Simulation Flow Generate HDL Files Generate HDL Files | < □□□ ► |

We want to export the existing design and launch the SDK.








b. Import the Project to Xilinx SDK



| SOLIDWORKS Installation Manager Startup Texas Instruments TI Emulators TortoiseSVN VideoLAN WinDirStat Windows Kits | Open Xilinx Software Development Kit (SDK) and select the same workspace that contains your <i>.xmp</i> file |
|--|--|
| \mu WinPcap | |
| 🐌 Wolfram Mathematica 🛛 🛛 🚳 | Workspace Launcher |
| 🐌 Xilinx Design Tools | |
| 🐌 ISE Design Suite 14.7 Se | lect a workspace |
| 🐌 Accessories 🛛 🗸 🕺 | ilinx SDK stores your projects in a folder called a workspace. |
| 📙 ChipScope Pro 🛛 🖉 📿 | hoose a workspace folder to use for this session. |
| Documentation | |
| 📙 EDK 🛛 🖊 👘 🛛 🗤 | /orkspace: C:\Users\admin\Desktop\RecoNode\TRC1000_StandardStack |
| 🎯 Xilinx Platform Studio 🧹 🚊 | |
| Xilinx Software Development | |
| 📙 Documentation 🦳 | |
| 🌗 Tools 🛛 👻 | |
| ◀ Back | Use this as the default and do not ask again |
| Search programs and files | OK Cancel |





| The second secon | | 🚳 Import | | Click "Dro | " |
|--|--------|--|---|---|-----|
| Select Create new projects from an archive file or directory. | Ľ | Import Projects Select a directory to sea | rch for existing Eclipse projects. | Click "Bro | wse |
| Select an import source: type filter text General Chick File Existing Projects into Workspace File System Preferences C/C++ C/C++ C/C++ Execut ble C/C++ Project Settings Existing Code as Makefile Project Existing Code as Makefile Project C/C++ Existing Code as Makefile Project Existing Code as Makefile Project C/C++ C/C++ Existing Code as Makefile Project Existing Code as Makefile Project C/C++ C/C | | Select root directory: Select <u>a</u> rchive file: Projects: <u>Copy projects in Working cote</u> | rowse For Folder | Browse Browse Select All Deselect All Refresh | |
| > 🦻 Team | | C:\Us | | ktop\RecoNode ware\SDK\SDK | |
| Rack Next > Finish | Cancel | ? | SDK Software SDK | Ξ | |
| Continue with | | | SDK_Export | | |
| "Existing Projects into Works | pace" | | Fivebar_nodeA Fivebar_nodeA Fivebar_nodeA Folder: SDK_Export | _bsp | |
| | | | Make New Folder | OK Cancel | |

Include in library 🔻

RecoNode ► TRC1000_StandardStack ► software ► SDK ► SDK_Export ►

| 0 | ra | а | n | IZ | e | |
|---|----|---|---|----|---|--|
| | | _ | | | _ | |

Share with 💌 New folder

| 쑦 Favorites | Name | Date modified | Туре | Size | |
|-------------------|-----------------------------------|-------------------|-------------|------|--|
| 🧾 Desktop | 🌗 .metadata | 2/8/2018 9:15 PM | File folder | | |
| 🗼 Downloads | 🌗 fivebar_nodeA | 2/8/2018 9:15 PM | File folder | | |
| 🗐 Recent Places | 🌗 fivebar_nodeA_bsp | 2/8/2018 9:15 PM | File folder | | |
| A360 Drive | 🌗 fivebar_nodeB | 2/8/2018 9:15 PM | File folder | | |
| | 🌗 fivebar_nodeB_bsp | 2/8/2018 9:16 PM | File folder | | |
| 🥽 Libraries | 퉬 fivebar_oneNode_twoMotor | 2/8/2018 9:15 PM | File folder | | |
| Documents | 퉬 fivebar_oneNode_twoMotor_bsp | 2/8/2018 9:15 PM | File folder | | |
| 🎝 Music | PBORT_menu_tutorial | 2/9/2018 12:47 AM | File folder | | |
| Pictures | PBORT_menu_tutorial2 | 2/9/2018 12:26 AM | File folder | | |
| 🗐 Subversion | TRC1000_StandardStack_hw_platform | 2/8/2018 9:15 PM | File folder | | |
| 📑 Videos | 퉬 zigbee_multicast | 2/8/2018 9:16 PM | File folder | | |
| | 퉬 zigbee_multicast_bsp | 2/8/2018 9:15 PM | File folder | | |
| 🜉 Computer | 퉬 zigbee_one2one | 2/8/2018 9:16 PM | File folder | | |
| 🏭 Local Disk (C:) | 퉬 zigbee_one2one_bsp | 6/27/2018 3:22 PM | File folder | | |
| | | | | | |

C:\Users\admin\Desktop\RecoNode\TRC1000 _StandardStack\software\SDK\SDK_Export Contains all existing tested project folders.



💼 Network

A360 Drive

Local Disk (D:) SANGJUN (H:) 🙀 montgomб (\\myhc

🖵 voyleslab (\\techsto

| 💀 Import | | |
|---|--|--|
| Import Projects Some projects cannot be imported because they already exist in the workspace | | |
| Select root directory: C:\Users\admin\Desktop\RecoNode\TRC1000_' | Browse | |
| Select <u>a</u>rchive file: <u>P</u>rojects: fivebar_nodeA (C:\Users\admin\Desktop\RecoNode\TRC1000_ ^ fivebar_nodeA_bsp (C:\Users\admin\Desktop\RecoNode\TRC1 fivebar_nodeB (C:\Users\admin\Desktop\RecoNode\TRC1000 fivebar_nodeB_bsp (C:\Users\admin\Desktop\RecoNode\TRC1 | B <u>r</u> owse <u>S</u> elect All <u>D</u> eselect All <u>Re</u> fresh | |
| fivebar_oneNode_twoMotor (C:\Users\admin\Desktop\RecoNd fivebar_oneNode_twoMotor_bsp (C:\Users\admin\Desktop\Re PIORT_menu_tutorial (C:\Users\admin\Desktop\RecoNode\Tf PBORT_menu_tutorial (C:\Users\admin\Desktop\RecoNode\Tf minimized to the total to | 5 | Select the project folders that rou want to import. |
| Copy projects into workspace Working sets Add project to working sets Working sets: | | For this tutorial, we want PBORT_menu_tutorial folder. |
| (?) < <u>B</u> ack <u>N</u> ext > <u>F</u> inish | Cancel | PURDUE POLYTECHNIC |

Description

C/C++ - PBORT_menu_tutorial/src/termbot.c - Xilinx SDK File Edit Source Refactor Navigate Search Run Project Xilinx Tools Window Help 😤 i 🎓 🛷 🛨 📑 • 🗑 🖻 🕘 • 🔨 • 🛗 👩 • 🚳 • 🕑 • 🞯 • 🖉 • 🖉 • 🖉 • 🖉 28 🐹 🌛 🔲 🗊 🕴 🖢 🖛 🌾 TRC1120DCmotor.c 눱 Project Explorer 🙁 TRC1120DCmotor.h PDcontrol.c C PDcontrol.h xparameters.h termbo //#include <util/delay.h> ∇ 雪川 #include <stdlib.h> /* for malloc() */ fivebar oneNode twoMotor #include "pbort.h" 🞏 PBORT menu tutorial #include "termbot.h" #include "uart.h" Binaries #include "menu.h" Includes #include "PDcontrol.h" b > > Debug #include "xparameters.h" // newly added SE 🔺 🗁 src Inttypes.h #include "TRC1120DCmotor.h" b c menu.c #define TXRXMODE 1 //1: Transmit, 0: Receive b h menu.h #define TESTMOTOR 0 b bort_reconode.c #define PBORTMAIN 1 b h pbort.h b h pbort.old.h D PDcontrol.c Termbot Global Variables D PDcontrol.h b c serial.c b h serial.h b c termbot.c b h termbot.h /* Termbot Routines CRAWLER CRAWLER CRAWLER TRC1120DCmotor.c TRC1120DCmotor.h h types.h ⊖ int main (void) Open an existing project and b ic uart.c h uart.h processT *menuID, *pdID; 🔊 Iscript.ld you will see all c files in src unsigned char message[256]; TRC1000 StandardStack hw platform \triangleright int32 t Q_Mez[2], Q_Ref[2]; zigbee_multicast int32 t Torque[2], Qd Mez[2]; folder. zigbee_multicast_bsp int16 t $K[2] = \{1,1\};$ zigbee_one2one zigbee_one2one_bsp sprintf(message, "RecoNode v0.3\r\n"); UART SendString(message); #if TESTMOTOR zero6Encs(); //MOTOR WEDGE0 SET1 = 0x400; 💦 Problems 🖾 🖉 Tasks) 💻 Console) 🔲 Properties) 🧶 Terminal 1) 🐹 XMD Console 0 items

Resource

Path

Location

Type







```
ALL COMPANY
     uint8 t tmpLo;
     unsigned char message[256];
     /* look for incoming serial commands*/
     if (!UART Empty()){
       tmp = UART_GetByte();
    #if 0
       /* echo the character, show the command*/
🖳 Problems 🗖 Tasks 📃 Console 🖾
                               🗧 🔲 Properties 🖉 Terminal
CDT Build Console [PBORT_menu_tutorial]
errences room mena tacoriarrer
                                                Scanaar ascact in practoring
elfcheck
Xilinx EDK 14.7 Build EDK P.20131013
Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved.
Command Line: elfcheck -hw ../../TRC1000 StandardStack hw platform/system.xml
-pe ppc405 0 PBORT menu tutorial.elf
ELF file
           : PBORT menu tutorial.elf
elfcheck passed.
                                                                  Save the changes you made
'Finished building: PBORT menu tutorial.elf.elfcheck'
                                                                  on the code, xilinx will
16:05:46 Build Finished (took 2s.427ms)
                                                                  automatically compile and
                                                                  generate elf file.
```

ь

| C/C++ - PBORT_menu_tutorial/src/SStutori | Menu.c - Xilinx SDK | | |
|---|--------------------------------------|---|--------------------------|
| File Edit Source Refactor Navigate Se | earch Run Project | Xilinx Tools Window Help | |
| □ ▼ □ Image: Second sec | | Board Support Package Settings 20DCmotor.c | <i>- ∥</i> ▼ |
| ▲ Second PBORT_menu_tutorial ▶ M Includes ▶ Debug ▶ Second Particular | int16_t process uint16_ | Duran (Bantana Data Fila | cust * |
| TRC1000_StandardStack_hw_platform download.bit system_bd.bmm system.bit system.xml | ⊖ /* ******* /* SSt /* ******* | | ***** inforn ***** |
| | | Create Zynq Boot Image ways in Jog mode pressing numbers increments the toggle display of measured velocity (Qd_MezG) decrement Kp (proportional gain) */ increment Kp (proportional gain) */ toggle display of measured position (Q_MezG) toggle display of reference position (Q_RefG) decrement Ky (derivative gain) */ | e QRe1 */ */ */ |
| | /* V | | |
| | | Xilinx Tools / Pro | gra |

| 😡 Program F | PGA | |
|-------------|--|--|
| Program FF | PGA | →---- |
| Specify the | bitstream and the ELF files that reside in BRAM memory | |
| Hardware C | Configuration | |
| Hardware S | pecification: C:\Users\admin\Desktop\RecoNode\TRC1000_Stan | dardStack\TRC1000_StandardStack_hw_platform\system.xml |
| Bitstream: | system.bit | Search Browse |
| BMM File: | system_bd.bmm | |
| Software Co | onfiguration | Make sure these are from |
| Processor | ELF File to Initialize in Block RAM | same directory |
| ppc405_0 | bootloop 🔫 | |
| | bootloop | |
| | Browse | |
| ? | | Program Cancel |
| | | |
| wse f | or elf file created for your p | roiect. |



| Program FPGA | | | | 22 | | | |
|--|---|-----------------------------------|--|-------------------------|-------------------------|----------|------------|
| Program FPGA Specify the bitst | Select ELF file | 00_StandardStack ► software ► SDK | | orial b Debug | ✓ ⁴ y Search | Dehua | x Q |
| Hardware Confi Hardware Specif | Organize New for | | | ional i bebug i | · · · · · · · · · · · · | i≡ ▼ 🚺 | 0 |
| Bitstream: syst | ☆ Favorites | A Name | Date modified | Туре | Size | | |
| BMM File: syst | Desktop | src | 7/10/2018 4:05 PM 7/10/2018 4:05 PM | File folder ELF File | 432 KB | | |
| Software Config Processor ppc405_0 | Recent Places A360 Drive Libraries Documents Music Pictures Subversion Videos Computer Local Disk (C;) | E | | | | | |
| 🖉 Terminal | 👝 Local Disk (D:) | _ | | | | | |
| ocate e | elf file in yo | our directory u | Inder | | ▼ (*.elf | | • |
| your_pr | our_project_name} / Debug | | | | | en Cance | 2 1 |
|)pen elf | f file for pr | ogramming yo | our hardware |). | Ī | | E |



2. B. Modify the Project


- a. Add a New Software Module
- b. Add a New IP Core (Add / Change Wedges)
- c. Create a New IP Core





a. Add a New Software Module






b. Add a New IP Core (Add / Change Wedges)

By adding IP core, you can add more wedges and customize your stack.



2. B. b. Add a New IP Core - Update this





2. B. b. Add a New IP Core - Update this


| 28 | *********************************** | ### | ********************* |
|--|--|---|--|
| 29 | ##MOTOR 1 | | |
| 30 | *************************************** | ### | ********************** |
| 31 | Net motor_wedge_0_ENCA1_pin LOC=C3 | 1 | IOSTANDARD = LVCMOS33; |
| 32 | Net motor_wedge_0_EN1_pin LOC=C4 | 1 | IOSTANDARD = LVCMOS33; |
| 33 | Net motor_wedge_0_INA1_pin LOC=D3 | 1 | IOSTANDARD = LVCMOS33; |
| 34 | Net motor_wedge_0_ENCB2_pin LOC=D4 | 1 | IOSTANDARD = LVCMOS33; |
| 35 | Net motor_wedge_0_INB2_pin LOC=E3 | 1 | IOSTANDARD = LVCMOS33; |
| 36 | | | |
| 37 | Net motor_wedge_0_ENCB1_pin LOC=A7 | 1 | IOSTANDARD = LVCMOS33; |
| 38 | Net motor_wedge_0_INB1_pin LOC=C8 | 1 | IOSTANDARD = LVCMOS33; |
| 39 | Net motor_wedge_0_ENCA2_pin LOC=A8 | 1 | IOSTANDARD = LVCMOS33; |
| 40 | Net motor_wedge_0_EN2_pin LOC=B9 | 1 | <pre>IOSTANDARD = LVCMOS33;</pre> |
| 41 | Net motor_wedge_0_INA2_pin LOC=A9 | 1 | <pre>IOSTANDARD = LVCMOS33;</pre> |
| | | | |
| 42 | | | |
| 42 43 | ***** | *** | ***** |
| | ###################################### | | |
| 43 | ##MOTOR 2 // added for second motor | we ### | dge 4.20.2018 - SJ |
| 43 44 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we ### | dge 4.20.2018 - SJ |
| 43 44 45 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we ### | dge 4.20.2018 - SJ IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; |
| 43 44 45 46 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we ### | dge 4.20.2018 - SJ IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; |
| 43 44 45 46 47 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we ### | dge 4.20.2018 - SJ IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; |
| 43 44 45 46 47 48 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we ### | dge 4.20.2018 - SJ IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; |
| 43 44 45 46 47 48 49 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we ### | dge 4.20.2018 - SJ IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; |
| 43 44 45 46 47 48 49 50 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we ### | dge 4.20.2018 - SJ IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; |
| 43 44 45 46 47 48 49 50 51 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we ### | dge 4.20.2018 - SJ IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; IOSTANDARD = LVCMOS33; |
| 43 44 45 46 47 48 49 50 51 52 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we ### | <pre>dge 4.20.2018 - SJ ####################################</pre> |
| 43 44 45 46 47 48 49 50 51 52 53 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we(### | <pre>dge 4.20.2018 - SJ ####################################</pre> |
| 43 44 45 46 47 48 49 50 51 52 53 54 | <pre>##MOTOR 2 // added for second motor ###################################</pre> | we(### | <pre>dge 4.20.2018 - SJ ####################################</pre> |



Morphing Bus 1 on TRC1000

| | | | 1 | |
|------|--------|----|----------|------|
| GND | 1 | 2 | | GND |
| GND | 3 | 4 | | GND |
| 3.3V | 5 | 6 | <u> </u> | 3.3V |
| 5V | 7 | 8 | | 5V |
| B7 | 9 | 10 | | B6 |
| A7 | 11 | 12 | | C3 |
| C8 | 13 | 14 | | C4 |
| A8 | 15 | 16 | | D3 |
| B9 | 17 | 18 | | D4 |
| A9 | 19 | 20 | | E3 |
| B10 | 21 | 22 | | E5 |
| A10 | 23 | 24 | | F3 |
| B11 | 25 | 26 | | F4 |
| F8 | 27 | 28 | | G4 |
| F7 | 29 | 30 | | G5 |
| G9 | 31 | 32 | | H3 |
| G7 | 33 | 34 | | H4 |
| H7 | 35 | 36 | | J3 |
| H6 | 37 | 38 | | J4 |
| J9 | 39 | 40 | | КЗ |
| J5 | 41 | 42 | | К6 |
| К8 | 43 | 44 | | L5 |
| К7 | 45 | 46 | | L7 |
| L10 | 47 | 48 | | M5 |
| L9 | 49 | 50 | | M6 |
| | | | | |


Morphing Bus 2 on TRC1000





c. Create a New IP Core





| 🍪 Create and Import Peripheral Wizard | ? × | 🎯 Create Peripheral | ? × |
|---|--------------|---|-----------------|
| Peripheral Flow Indicate if you want to create a new peripheral or import an existing peripheral. | | Repository or Project Indicate where you want to store the new peripheral. | |
| This tool will help you create templates for a new EDK IP, or help you import an existing EDK IP into an XPS project or EDK repository. The inte and directory structures required by EDK will be generated. | erface files | A new peripheral can be stored in an EDK repository, or in an XPS project. When stored in an EDK repository, the peripheral can be access XPS projects. | sed by multiple |
| Create Templates Create Templates Create templates for a new peripheral Implement/Verify Elow description | | To an EDK user repository (Any directory outside of your EDK installation path) Repository: To an XPS project | Browse |
| Flow description This tool will create HDL templates that have the EDK compliant port/parameter interfivill need to implement the body of the peripheral. | Face. You | | Browse |
| Options Load an existing .cip settings file (saved from a previous session) Browse | e | Peripheral will be placed under: C:\Users\TaaSoratanaAdmin\Desktop\RecoNode_tester\pcores | |
| More Info < Back Next > | Cancel | More Info | Cancel |

Select *Create template for a new peripheral*

Select Export to XPS Project




| Create Peripheral | ? × | 🍪 Create Peripheral | ? × |
|--|-----------------|--|---------------|
| Name and Version Indicate the name and version of your peripheral. | | ← Bus Interface Indicate the bus interface supported by your peripheral. | \$ \$} |
| Enter the name of the peripheral (upper case characters are not allowed). This name will be used as the top HDL design entity. | | To which bus will this peripheral be attached? | |
| Name: pwm_step_counter | | AXI4-Lite: Simpler, non-burst control register style interface | |
| Version: 1.00.a | | AXI4: Burst Capable, high-throughput memory mapped interface | |
| Major revision: Minor revision: Hardware/Software compatibility revision: | | C AXI4-Stream: Burst Capable, ngh. throughput streaming interface | |
| 1 🗘 00 🗘 a 🗘 | | Processor Local Bus (PLB v4.6) | |
| Description: | | O Fast Simplex Link (FSL) | |
| | | ATTENTION | |
| | | Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) bus PLB v4.6 interconnect and the FSL interface. | |
| | | NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface. | |
| | | CoreConnect Specification | |
| | _ | PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Slave IPIF Specification for burst data transfer | |
| | | PLB (v4.6) Master IPIF Specification for single data beat transfer | |
| | | PLB (v4.6) Master IPIF Specification for burst data transfer | |
| | | | |
| | | | |
| | | | |
| Logical library name: pwm_step_counter_v1_00_a | | | |
| All HDL files (either created by you or generated by this tool) that are used to implement this peripheral must be compiled into the log name above. Any other referred logical libraries in your HDL are assumed to be available in the XPS project where this peripheral is u | | | |
| repositories indicated in the XPS project settings. | sedy of in Ebic | | |
| | | | |
| | Cancel | More Info | Cancel |
| Name your IP Core | | | |
| | Sele | ect Processor Local Bus | |
| | | | |
| In this example, we are creating a | × , | nless you use AXI in your XPS Pro | ioct |
| In this example, we are creating a | | mess you use An in your ni si to | ject |
| PWM step counter as a new IP core. | | | |
| , | | D וורסוז | ۹ |




| Save Interface Configure the slave interface of your peripheral |
|--|
| More Informed and the internal data bus may be less than or equal to the PLB share interface data bus width (it is always 32-bit for non-burst slaves and ends). More Informed More Informed Mark and the burst transfer support time data transfers by default. If performance is key to the slave peripheral (i.e. memory controllers), to can have the burst transfer support time data transfer is by default. If performance is key to the slave peripheral (i.e. memory controllers), to can have the burst transfer support time data transfer is by default. If performance is key to the slave peripheral (i.e. memory controllers), to can have the burst transfer support time data transfer rates for the PLB Cacheline access and enables the transfer protocol for PLB Fixed Length Burst operations. Burst and cache-line support Data width The native bit width of the internal data bus may be less than or equal to the PLB slave interface data bus width (it is always 32-bit for non-burst slaves and can be 32, 64, or 128-bit for slaves support piperal. We let width: 32 bit |
| to next step |
| k = 1 |





Select 4 registers





Check *"Generate ISE and XST project files"* And *"Generate template driver files"*

OLYTECH


| 🍪 Create Peripheral | ? × |
|---------------------|--|
| É 🥼 | Congratulations! |
| | When you click Finish, HDL files representing your peripheral will be generated. You will have to implement the functionality of your peripheral in the stub 'user_logic' template file. |
| | IMPORTANT: If you make any interface changes to the generated peripheral (including peripheral name, version, ports and parameters), or any file changes (add or remove files), you will need to regenerate the EDK interface files by using this tool in the Import mode. |
| | Thank you for using Create and Import Peripheral Wizard! Please find your peripheral hardware templates under C: \Users\TaaSoratanaAdmin\Desktop\RecoNode_tester/pcores/pwm_step_counter_v1_ 00_a and peripheral software templates under C: \Users\TaaSoratanaAdmin\Desktop\RecoNode_tester/drivers/pwm_step_counter_v1 _00_a respectively. |
| I I I | Peripheral Summary: |
| | <pre>top name : pwm_step_counter version : 1.00.a type : PLB (v4.6) slave features : slave attachment</pre> |
| | Address Block Summary: |
| | user logic slv : C_BASEADDR + 0x00000000 : C_BASEADDR + 0x000000FF ~ |
| | NOTE: A *.cip settings file will be created under your peripheral's "devl" folder. It can be loaded in a future wizard session to regenerate your peripheral. |
| | Click Finish to generate your peripheral. |
| | |
| More Info | < Back Finish Cancel |



| Xilinx Design Tools | > Open Project $\leftarrow \rightarrow \frown \frown \blacksquare \ll pcc$ | ores > pwm_step_counter_v1_00_a > | devl > projnav 🔷 🗸 | Search projnav | |
|--------------------------|---|-----------------------------------|--|--------------------|------|
| 32-bit Project Navigator | Organize 👻 New folde | r Name | Date modified | Туре | Size |
| SE DI HOJELI HAVIGADO | This PC | _ | | | JIZE |
| 64-bit Project Navigator | Desktop | xmsgs | 12/23/2017 4:36 PM 12/23/2017 4:36 PM | File folder | 43 K |
| | Documents | pwm_step_counter | 12/23/2017 4:30 PIVI | Xilinx ISE Project | 43 K |
| | Downloads | | | | |
| Drojact Naviantar | - Matlab | | | | |
| Project Navigator 📗 | Music | | | | |
| | Pictures | | | | |
| | Videos | | | | |
| | 🏪 Local Disk (C:) | | | | |
| | 🗙 Visio_DreamSpai | | | | |
| | 索 tsoratan (\\gilbr | | | | |
| | i Network 🗸 🗸 | | | | |
| | 🗙 tsoratan (\\gilbri | | | | |

Go to your XPS project folder, Then *pcore/your_IP_core_name/devl/projnav* Select the ISE project file located inside the directory

a ta Filan / Onan Draina



For this example...

Add these line to the user defined port in entity block in pwm_step_counter.vhd

STEP: in std_logic;DIR: in std_logic;

| 379 | |
|-----|---|
| 380 | instantiate User Logic |
| 381 | |
| 382 | USER LOGIC I : entity pwm_step_counter_v1_00 a.user logic |
| 383 | generic map |
| 384 | |
| 385 | MAP USER GENERICS BELOW THIS LINE |
| 386 | USER generics mapped here |
| 387 | MAP USER GENERICS ABOVE THIS LINE |
| 388 | |
| 389 | C_SLV_DWIDTH => USER_SLV_DWIDTH, |
| 390 | C NUM REG => USER NUM REG |
| 391 |) |
| 392 | Fort map |
| 392 | |
| 394 | MAP USER PORTS BELOW THIS LINE |
| 395 | STEP => STEP, |
| 396 | DIR => DIR, |
| 397 | |
| 298 | MAP USER PORTS ABOVE THIS LINE |
| 399 | |
| 400 | Bus2ID_Clk => ipin_Bus2IP_Clk, |
| 401 | Bus2IP_Reset => ipif_Bus2IP_Reset, |
| 402 | Bus2IP_Data => ipif_Bus2IP_Data, |
| 403 | Bus2IP_BE => ipif_Bus2IP_BE, |
| 404 | Bus2IP_RdCE => user_Bus2IP_RdCE, |
| 405 | Bus2IP_WrCE => user_Bus2IP_WrCE, |
| 406 | IP2Bus_Data => user_IP2Bus_Data, |
| 407 | IP2Bus_RdAck => user_IP2Bus_RdAck, |
| 408 | IP2Bus_WrAck => user_IP2Bus_WrAck, |
| 409 | IP2Bus_Error => user_IP2Bus_Error |
| 410 |); |
| 411 | |
| 412 | |
| 410 | connect internal signals |

Add these line to the port map block, inside USER_LOGIC_I block

STEP => STEP, DIR

=> DIR,





Hierarchy

- --- 🝯 pwm_step_counter
- - Wight pwm_step_counter IMP (pwm_step_counter.vhd)
 PLBV46_SLAVE_SINGLE_I plbv46_clave_single implementation
 Wight USER_LOGIC I user logic IMP (user logic.vhd)

Double click user_logic.vhd

| 83 | | | | | |
|-----|------------------------------|-------|-----------------|--------|--------------------|
| 84 | entity user_logic is | | | | |
| 85 | generic | | | | |
| 86 | (| | | | |
| 87 | ADD USER GENERICS BELOW THIS | LINE | | | |
| 88 | USER generics added here | | | | |
| 89 | ADD USER GENERICS ABOVE THIS | LINE | | | |
| 90 | | | | | |
| 91 | DO NOT EDIT BELOW THIS LINE | | | | |
| 92 | Bus protocol parameters, do | not a | dd to or delete | | |
| 93 | C SLV DWIDTH | : int | eger | := 32 | 2; |
| 94 | C NUM REG | : int | eger | := 4 | |
| 95 | DO NOT EDIT ABOVE THIS LINE | | | | |
| 96 |); | | | | |
| 97 | port | | | | |
| 98 | | | | | |
| 99 | ADD USER PORTS BELOW THIS LI | NE | | | |
| 100 | STEP | : in | std_logic; | | |
| 101 | DIR | : in | std_logic; | | |
| 102 | ADD USER PORTS ABOVE THIS LI | NE | | | |
| 103 | | | | | |
| 104 | DO NOT EDIT BELOW THIS LINE | | | | |
| 105 | Bus protocol ports, do not a | | | | |
| 106 | | : in | std_logic; | | |
| 107 | _ | | std_logic; | | |
| 108 | | | | | C_SLV_DWIDTH-1); |
| 109 | | | | | C_SLV_DWIDTH/8-1); |
| 110 | | | std_logic_vecto | | |
| 111 | | | std_logic_vecto | | |
| 112 | _ | | | r(O to | C_SLV_DWIDTH-1); |
| 113 | IP2Bus_RdAck | : out | std_logic; | | |
| 114 | IP2Bus_WrAck | : out | std_logic; | | |
| 115 | | | std_logic | | |
| 116 | DO NOT EDIT ABOVE THIS LINE | | | | |
| 117 |); | | | | |
| 118 | | | | | |
| 119 | | | | | |
| 120 | attribute SIGIS : string; | | | | |
| | | | | | |

Add user defined port in entity block in user_logic.vhd

STEP: in std_logic;DIR: in std_logic;



```
127
128
    -- Architecture section
129
130
131 architecture IMP of user logic is
132
         -- USER signal declarations added here, as needed for user logic
133
184
        signal count step
                                                  : std logic vector(0 to C SLV DWIDTH-1);
        signal count step inv
                                                   : std logic vector(0 to C SLV DWIDTH-1);
135
136
                                  ric slave model s/w accessible regi
137
        -- Signals for user 1
138
139
      signal slv reg0
                                           : std_logic_vector(0 to C_SLV_DWIDTH-1);
: std_logic_vector(0 to C_SLV_DWIDTH-1);
: std_logic_vector(0 to C_SLV_DWIDTH-1);
: std_logic_vector(0 to C_SLV_DWIDTH-1);
: std_logic_vector(0 to 3);
: std_logic_vector(0 to 3);
: std_logic_vector(0 to C_SLV_DWIDTH-1);
                                                   : std logic vector(0 to C SLV DWIDTH-1);
     signal slv reg1
140
141
     signal slv reg2

    141
    Signal Siv_1eg2

    142
    signal siv_reg3

    143
    signal siv_reg write sel


144 signal slv reg read sel
145 signal slv ip2bus data
      signal slv read ack
                                                  : std logic;
146
     signal slv write ack
147
                                           : std logic;
148
149 begin
150
      --USER logic implementation added here
151
152
153
154
        -- Example code to read/write user logic slave model s/w accessible registers
155
        ___
       -- Note:
156
      -- The example code presented here is to show you one way of reading/writing
157
158
      -- software accessible registers implemented in the user logic slave model.
      -- Each bit of the Bus2IP WrCE/Bus2IP RdCE signals is configured to correspond
159
      -- to one software accessible register by the top level template. For example,
160
        -- if you have four 32 bit software accessible registers in the user logic,
161
        -- you are basically operating on the following memory mapped registers:
162
163
```

Go to architecture section, add

signal count_step : std_logic_vector(0 to C_SLV_DWIDTH-1); signal count_step_inv : std_logic_vector(0 to C_SLV_DWIDTH-1);

These are the "signals," or variables, in our coding logic





Go to implement "**slave model software accessible register(s)**" subsection, comment out the line shown above

This makes slave register 2 and 3 (slv_reg2, slv_reg3) read only.

Now we are creating a logic, which can count the step pulses (from STEP), with regard to the current state of direction pin (defined as DIR).

Add these line right before end IMP;

```
-- process (@var) == if the system detect the change in @var, this section of code will activate
process (STEP) begin
    -- if the change is rising edge (low reading to high reading) and the reader (slv reg0) is
    -- x"0000001"
    if rising edge(STEP) and slv reg0 = x"00000001" then
        -- if the direction is 1, we count up, else we count down
            if DIR = '1' then
                        count step <= count step + 1;</pre>
                        count step inv <= count step inv - 1;</pre>
            else
                        count step <= count step - 1;</pre>
                        count step inv <= count step inv + 1;</pre>
            end if;
    end if;
    -- if we receive reset signal (slv reg1 = x"00000000"), then count step and count step inv
    -- will be set to 0
    if slv reg1 = x"00000000" then
            count step <= x"00000000";</pre>
            count step inv <= x"00000000";</pre>
    end if;
    -- send the counter value to the output registers (slv reg2 and slv reg3)
    slv reg2 <= count step;</pre>
    slv reg3 <= count step inv;</pre>
end process;
```



| | e <u>p co</u> | unter - IMP (nwm sten c | ounter.vh | d) |
|---|---------------|-------------------------|-----------|----------------|
| 🕀 🖫 PLBV46 | _ | New Source | | implementation |
| 🔤 🐂 USER_L | ° 🗐 | Add Source | |) |
| | 6 | Add Copy of Source | | |
| | | Open | | |
| | 6 | Remove | | |
| | | Manual Compile Order | | |
| | | Set as Top Module | | |
| | | SmartGuide | | |
| | | Implement Top Module | | > |
| No Processes Runn | in | File/Path Display | • | |
| ocesses: pwm_step_ | cc | Expand All | | |
| Design Sum Design Utilit | | Collapse All | | |
| 🈼 🛛 User Constr | ai 🕰 | Find | Ctrl+F | |
| Synthesize - | | Design Properties | | |
| Configure T | | Source Properties | | |


Now, compile the vhd by right click the pwm_step_counter.vhd and select "*Implement Top Module*"





3. Creating a New Project





Open Xilinx Platform Studio, and create a new project (go to File > New BSB Project)





| New Project Project File C:\Users\admin\Desktop\RecoNode\TRC1000_StandardStack\system.xmp Browse Select an Interconnect Type AXI system AXI is an interface standard recently adopted by Xilinx as the standard interface used for all current and future versions of Xilinx IP and tool flows. Details on AXI can be found in the AXI Reference Guide on xilinx.com. PLB System PLB System But the legacy bus standard used by Xilinx that supports current FPGA families, including Spartan6 and Virtex6. PLB IP will not support newer EPGA families, so is not recommend for new designs that may migrate to future PEGA families. Details on PLD can be found in the PLBv46 Interface Simplifications document on xilinx.com. Select Existing .bsb Settings File(saved from previous session) Browse Browse Browse Set Project Peripheral Repository Search Path Browse Browse Browse Or project Peripheral Repository Search Path Browse Browse Browse Details on PLD can be found in the PLBv46 Interface Simplifications Browse Browse Or project Peripheral Repository Search Path Browse Browse | Create New X | (PS Project Using BSB Wizard | 23 |
|--|----------------|---|--------------|
| Select an Interconnect Type AXI System AXI is an interface standard recently adopted by Xilinx as the standard interface used for all current and future versions of Xilinx IP and tool flows. Details on AXI can be found in the AXI Reference Guide on xilinx.com. PLB System PLB system PLB system PLB is the legacy bus standard used by Xilinx that supports current FPGA families, including Spartan6 and Virtex6. PLB IP will not support newer FPGA families, so is not recommend for new designs that may migrate to future FPGA families. Details on PLD can be found in the PLBv46 Interface Simplifications document on xilinx.com. Select Existing .bsb Settings File(saved from previous session) Browse | New Project | | |
| AXI System AXI is an interface standard recently adopted by Xilinx as the standard interface used for all current and future versions of Xilinx IP and tool flows. Details on AXI can be found in the AXI Reference Guide on xilinx.com. PLB System PLB is the legacy bus standard used by Xilinx that supports current FPGA families, including Spartan6 and Virtex6. PLB IP will not support newer EPGA families, so is not recommend for new designs that may migrate to future FPGA families. Details on PLB can be found in the PLBv46 Interface Simplifications document on xilinx.com. Select Existing .bsb Settings File(saved from previous session) Browse | Project File | C:\Users\admin\Desktop\RecoNode\TRC1000_StandardStack\system.xmp Browse | \mathbb{D} |
| AXI is an interface standard recently adopted by Xilinx as the standard interface used for all current and future versions of Xilinx IP and tool flows. Details on AXI can be found in the AXI Reference Guide on xilinx.com. PLB System PLB Is the legacy bus standard used by Xilinx that supports current FPGA families, including Spartan6 and Virtex6. PLB IP will not support newer FPGA families, so is not recommend for new designs that may migrate to future FPGA families. Details on PLB can be found in the PLBv46 Interface Simplifications document on xilinx.com. Select Existing .bsb Settings File(saved from previous session) Browse Browse | Select an Int | erconnect Type | |
| future versions of Xilinx IP and tool flows. Details on AXI can be found in the AXI Reference Guide on xilinx.com. PLB System PLB is the legacy bus standard used by Xilinx that supports current FPGA families, including Spartan6 and Virtex6. PLB IP will not support newer EPGA families, so is not recommend for new designs that may migrate to future FPGA families. Details on PLD can be found in the PLBv46 Interface Simplifications document on xilinx.com. Select Existing .bsb Settings File(saved from previous session) Browse Set Project Peripheral Repository Search Path Browse | AXI : | System | |
| PLB is the legacy bus standard used by Xilinx that supports current FPGA families, including Spartan6 and Virtex6. PLB IP will not support newcr FPGA families, so is not recommend for new designs that may migrate to future FPGA families. Details on PLD can be found in the PLBv46 Interface Simplifications document on xilinx.com. Select Existing .bsb Settings File(saved from previous session) Browse Set Project Peripheral Repository Search Path Browse | futu | re versions of Xilinx IP and tool flows. Details on AXI can be found in the AXI Reference Guide on | |
| Virtex6. PLB IP will not support newer EPGA families, so is not recommend for new designs that may migrate to future FPGA families. Details on PLD can be found in the PLBv46 Interface Simplifications document on xilinx.com. Select Existing .bsb Settings File(saved from previous session) Browse Set Project Peripheral Repository Search Path Browse | O PLB | System | |
| Set Project Peripheral Repository Search Path Browse Browse | Virte migr | ex6. PLB IP will not support newer EPGA families, so is not recommend for new designs that may rate to future FPGA families. Details on PLB can be found in the PLBv46 Interface Simplifications | |
| Set Project Peripheral Repository Search Path Browse | Select Existin | ng .bsb Settings File(saved from previous session) | |
| Browse | | Browse | |
| | Set Project P | eripheral Repository Search Path | |
| | | Browse | |
| Help | Help | OK Cancel | |

- Browse to the location for your project
- Enter the directory name
- Save the *.xmp* file there
- * Your directory name can't be too long or contains special characters. Make it simple (ex. locate in desktop)

Choose PLB

*Our RecoNode uses Xilinx Virtex-4, which is supported by PLB system.



| 🍪 Base System Builder | | | | | 9 | ? × |
|--|-----------------------------------|-----------------------|---------------|------------|-------|---------|
| Welcome | Board | System | Processor | Peripheral | Cache | Summary |
| Welcome to the Base Syste This tool leads you through the | | creating an embedde | ed system. | | | |
| Select One of the Following: I would like to create a ne | - | e (saved from a previ | ious session) | | | |
| | | | | | | Browse |
| | | | | | | |
| Welcome | Board | System | rocessor | Peripheral | Cache | Summary |
| Board Selection Select a target development bo | oard. | | | | | |
| Board I would like to create a sys | t em for the follo win | g development board | | | | |
| Board Vendor Xilinx | | | | | | • |
| Board Name Virtex 4 N | 1L405 Evaluation Pla | tform | | | | - |
| Board Revision 1 | | | | | | • |

Choose Xilinx for Vendor, and Virtex 4 ML 405 for Board Name

* The Virtex-4 FPGA XC4VFX20-FF672-10 is on the RecoNode.



| Welcome Board System | Processor Peripheral Cache | Summary |
|--|--|--|
| System Configuration Configure your system. Select this option to create a design with a single processor. This Wizard will let you configure the processor, the peripheral set and some major configuration parameters for the peripherals. | Dual-Processor System Select this option to create a design with two processors. Th will let you select the types of processors, peripherals unique processor, and peripherals shared by the processors. | |
| Processor 1 Processor 1 Peripherals RS232 GPIO | Processor 1 Peripherals RS232 GPIO Shared Peripherals Mailbox Mutex Processor 2 Peripherals DDR EMAC | For RecoNode V1.1, we uses Virtex-4: XC4VFX20 – This has a PowerPC processor, thus choose Single-Processor System. |
| Welcome Board System Processor Configuration Configure the processor(s). | cessor Peripheral Cache | For RecoNode V1.1, we uses Virtex-4: XC4VFX20 – choose |
| Reference Clock Frequency 100.00 Processor 1 Configuration Processor Type PowerPC | | PowerPC processor. |
| Processor Clock Frequency 100.00 Bus Clock Frequency 100.00 On-chip Memory None Debug Interface FPGA JTAG Enable Eloating Point Unit ? | | RecoNode has 100MHz clock frequency. |

| Welcome | Board | System | Processor | Peripheral | Cache | Summary |
|--|----------------------|--|--|--|----------------------|------------|
| Peripheral Configuration To add a peripheral, drag it fro | om the "Available Pe | ripherals" to the pro | cessor peripheral list. To | change a core parameter, | , dick on the periph | eral. |
| Available Peripherals | | | | | | |
| Peripheral Names | | | Processor 1 (PowerPC | C 405) Peripherals | | Select All |
| IO Devices TriMode_MAC_GM FLASH Imb_bram_if_cntlr xps_bram_if_cntlr xps_timebase_wdt xps_timer | | Add > <remove< td=""><td>Core DDR_SDRAM Core Ethernet_MAC Core: xps_ether IIC_EEPROM Core: xps_giic LEDs_4Bit Core: xps_gpio LEDs_Positions Core: xps_gpio MGT_wrapper Core: mgt_prot Push_Buttons_Posi Core: xps_gpio RS232_Uart Core: xps_gpio RS232_Uart Core: xps_uartli SRAM Core: xps_uartli SRAM Core: xps_mch SysACE_CompactF Core: xps_sysac</td><td>rnetlite tector ition ite, Baud Rate: 9600, Da _emc ilash ce</td><td>Parameter mpmc</td><td></td></remove<> | Core DDR_SDRAM Core Ethernet_MAC Core: xps_ether IIC_EEPROM Core: xps_giic LEDs_4Bit Core: xps_gpio LEDs_Positions Core: xps_gpio MGT_wrapper Core: mgt_prot Push_Buttons_Posi Core: xps_gpio RS232_Uart Core: xps_gpio RS232_Uart Core: xps_uartli SRAM Core: xps_uartli SRAM Core: xps_mch SysACE_CompactF Core: xps_sysac | rnetlite tector ition ite, Baud Rate: 9600, Da _emc ilash ce | Parameter mpmc | |
| | | | | | | <u>.</u> |


NIC

ҮТЕСН

| IP Catalog | ↔ [| 3 8 × | P | Bus Interfaces | Ports | Addresses | | |
|-----------------------|-----------|---------|----------|-------------------------|----------|-----------|-----------------|------------|
| 1 🔁 💽 🚳 🔂 📰 | | | L | Name | | Bus Name | IP Туре | IP Version |
| Description IF | P Version | IP Туре | 0 | plb | | | 🚖 plb_v46 | 1.05.a |
| 🖮 😰 EDK Install | | | | ppc405_0 | | | 🌟 ppc405_virt | 2.01.b |
| 🗄 Analog | | | | plb_bram_if_cntl | r_1_bram | | 🐈 bram_block | 1.00.a |
| Arithmetic | | | | <i>xps_bram_if_cntl</i> | r_1 | | 📩 🤺 xps_bram_if | 1.00.b |
| Bus and Bridge | | | | jtagppc_cntlr_ins | st | | 🐈 jtagppc_cntlr | 2.01.c |
| Clock, Reset and In | | | <u>è</u> | motor_wedge_0 | | | 🔫 motor_wed | 1.10.a |
| Communication Hi | | | | proc_sys_reset_0 | | | 🐈 proc_sys_re | 3.00.a |
| Communication Lo | | | . | ⊕ cc2520_reset | | | 👷 xps_gpio | 2.00.a |
| DMA and Timer | | | . | 🗄 led | | | ╈ xps_gpio | 2.00.a |
| 🕀 - Debug | | | . | ⊕ xps_iic_0 | | | 👷 xps_iic | 2.03.a |
| FPGA Reconfigurati | | | . | ⊞ xps_spi_0 | | | 🚖 xps_spi | 2.02.a |
| General Purpose IO | | | . | ± xps_timer_0 | | | 👷 xps_timer | 1.02.a |
| IO Modules | | - | . | ± xps_timer_1 | | | 👷 xps_timer | 1.02.a |
| Interprocessor Co | | | . | ± xps_timer_2 | | | 📩 xps_timer | 1.02.a |
| Memory and Mem | | - | . | ± xps_timer_3 | | | 🐈 xps_timer | 1.02.a |
| ⊕ PCI | | | . | ± xps_timer_4 | | | 📩 xps_timer | 1.02.a |
| Peripheral Controller | | - | . | ± xps_timer_5 | | | 👷 xps_timer | 1.02.a |
| Processor | | | b | ± xps_timer_6 | | | 🐈 xps_timer | 1.02.a |
| ⊕ Utility | | - | . | _xps_timer_7 | | | ╈ xps_timer | 1.02.a |
| Project Local PCores | | | | ⊕ RS232_Uart | | | | |
| ⊡ USER | | | | clock_generator_ | 0 | | 👷 clock_gene | 4.03.a |




| Newgator Projekt ************************************ | 🎯 Xilinx Platform Studio (EDK_P.49d) - C:\Users\TaaSoratanaAdmin\Desktop\RecoNode | e_tester\Tutorial3_serial.xmp - [System Assembly View] | | | - 🗆 X |
|---|--|---|----------|-------------|------------------------|
| Navigalor Polet Image: Class Frequency(Hz) Rest Polarity Platform Point files Marks File: Topiced files Ports Scienced Port Direction Range Class Frequency(Hz) Rest Polarity Run RCs Polarity File Marks File: topical scienced Polarity Ports Polarity < | 🍘 File Edit View Project Hardware Device Configuration Debug Simulati | ion Window Help | | | _ 8 × |
| Verypland Platform Verypland | 12 🕺 💺 🚳 🕅 IN IN 이 IN A I II X II | 3 3 3 🔤 🛐 👜 📾 👘 📲 😫 💁 | | | |
| Putform Project Files | Navigator X Project + | Bus Interfaces Ports Addresses | | | >> 🕎 🔹 🖳 |
| Implementation: XPS (Xflow) Holis: TopLevel Implementation: XPS (Xflow) HOL: VHOL Sim Model: BEHAVIORAL Design Summary | Design Flow Project Files Implement Flow Project Files Implement Flow Project Files | ⊕-External Ports ⊕-plb ⊕-pb_bram_if →ps_bram_if ⊕-prc_sys_re ⊕-RS232_Uart | | | t) Reset Polarity 평 |
| This dialog allows you to export hardware platform information to be used in SDK. Include bitstream and BMM file To SDK! | Generate BitStream | ⊖- (IO_IF) u Connected to External Ports RX External Ports::fpga_0_RS232_Uart_RX TX External Ports::fpga_0_RS232_Uart_TX ⊕- clock_gener | Export D | | |
| (XPS will regenerate bitstream if necessary, and it may take some time to finish.) Directory location for hardware description to the solution for hardware description for hardware description to the solution for hardware description to the solution for hardware description to the solution for hardware description for hardware description to the solution for hardware description for hardware descrip | This dialog a platform info Include bitstrear (XPS will regenerate and it may take som Directory location fo | allows you to export hardware formation to be used in SDK. am and BMM file a bitstream if necessary, ne time to finish.) for hardware description presktop/RecoNode_tester/SDK/SDK_ | Export | To S Pur | SDK! DUE |



In Xilinx SDK, Select the workspace that contain your **.xmp** file



Create a code project in Xilinx SDK



Right click in Project Explorer, Select New > Project .
Then Xilinx > Application Project



| 🐵 New Project | - 0 | × |
|----------------------|--|--------|
| Application Project | ct ake application project. | G |
| Project name: serial | _tutorial | |
| 🗹 Use default locati | ion | |
| Location: C:\Users\1 | TaaSoratanaAdmin\Desktop\RecoNode_tester\seria Brows | e |
| Choose file | e system: default \vee | |
| Target Hardware | | |
| Hardware Platform | RecoNode_tester_hw_platform | \sim |
| Processor | ppc405_0 | \sim |
| | | |
| Target Software | | |
| OS Platform | standalone | \sim |
| Language | | |
| Board Support Pack | age Create New serial_tutorial_bsp | |
| | O Use existing | \sim |
| | | |
| | | |
| | | |
| ? | < Back Next > Finish Can | cel |
| | | 1 |

Put your project name


| 🐵 New Project | | | × |
|--|---------------------------|--------|---|
| Templates | | 1 | G |
| Create one of the available templates to gen application project. | erate a fully-functioning | | |
| Available Templates: | | | |
| Dhrystone Empty Application Helio World Memory Tests Peripheral Tests SREC Bootloader Xilkernel POSIX Threads Demo | A blank C project. | | ~ |
| | | | ~ |
| Sack N | ext > Finish | Cancel | |



| 눱 Projec | t Expl | lorer 🛛 🗖 🗖 | 💼 system.xml 🛛 🙀 syst | em.n | nss 🛿 | | |
|----------------------------------|----------|----------------------------|---------------------------|----------|------------------------------|---|---|
| | | ⊑ 🔄 🔻 ▽ | serial_tutorial_bsp | В | oard Support Package | | |
| > 🕖 Re ❤ 😂 se | | ode_tester_hw_platform | | | | | |
| | inal_ti | | Modify this BSP's Setting | s | | | |
| × 🖻 | | New | > | F | Project | | |
| | | Go Into | | | File | | 🐵 New Source File — 🗆 🗙 |
| ✓ [™] / ₁ se | | Open in New Window | | ¢ | File from Template | | Source File |
| > e | P | Сору | Ctrl+C | Ċ | Folder | | Create a new source file. |
| | Ē | Paste | Ctrl+V | ¢ | Class | | |
| | × | Delete | Delete | h | Header File | | Source folder: serial_tutorial/src Browse |
| | | Move | F2 | C | Source File Source Folder | | Source file: main.c Template: Default C source template V Configure |
| | | Rename | F2 | | | | Template. Deladir e source template |
| | è Z | Import Export | | e | C Project C++ Project | | |
| | <u>କ</u> | Refresh | F5 | | Other Ctrl+N | | |
| | ~ | Index | | | Curra |] | |
| | | Make Targets | > | Su | pport Package. | | Put your main source file name. |
| | | Resource Configurations | > | | ocumentation Examples | | By default, it is main.c , but you |
| | | Team | > | | ocumentation Examples | | |
| | | Compare With | > | | | | should put a unique name that |
| | | Restore from Local History | | - | | | you would know that it is a main |
| | | Properties | Alt+Enter | Con | isole 🛛 🔲 Properties 🖉 Terr | | |
| Г | | | | | | | file. |







Add your code in your main source file. This differs to what you want to achieve from your SDK.




Troubleshooting

4. Troubleshooting



Troubleshooting

Error: Cannot find boot.o



Troubleshooting

Error: Cannot find boot.o

| filter text esource | Settings | | | | |
|--|------------------------------------|------------------------------------|-----------------|-------------|-----------------------|
| | | | | | ⇔ ◄ ⇔ ▼ ▼ |
| uilders /C++ Build | Configuration: Debug [Active] | | | • | Manage Configurations |
| Build Variables Discovery Options | | | | | |
| Environment | 🛞 Tool Settings 🎤 Build Steps 🤇 | Build Artifact 🗟 Binary Parsers | 8 Error Parsers | | |
| Settings Tool Chain Editor | PowerPC gcc assembler | Software Platform Inferred Flags | | 🗐 🕫 🗟 🏹 灯 | |
| /C++ General | ▲ | -WI,start-group,-lxil,-lgcc,-lc,en | d-group | | |
| Code Analysis | Symbols | | | | |
| Documentation File Types | 🖉 Warnings 🖄 Optimization | | | | |
| Formatter | Debugging | | | | |
| Indexer | Profiling | | | | |
| Language Mappings | 🖉 Directories | | | | |
| Paths and Symbols | Miscellaneous | | | | |
| Preprocessor Include Pa roject References | Inferred Options Software Platform | | | | |
| un/Debug Settings | Processor Options | | | | |
| an, bebag betangs | A S PowerPC gcc linker | | | | |
| | 🖄 General | | | | |
| | 🖄 Libraries | Software Platform Library Path | | 🗐 🌒 🗟 🖓 灯 | |
| | Miscellaneous | //fivebar_oneNode_twoMotor_bs | n/nnc/05_0/lib | | |
| | Linker Script | | p/ppc405_0/110 | | |
| | Software Platform | | | | |
| | 😕 Processor Options | | | | |
| | PowerPC Print Size | | | | |
| | Xilinx ELF Check | | Go to S | ettings / ১ | Software Pl |
| | 🖄 Options | | | 0 | |
| | | | | | |
| | | | | | . , |
| | | | I Make si | ure that th | ere is boo |
| | | | | | |
| | | | l under tr | nis directo | ry. |

If you need information on PBO/RT or looking for module library for RecoNode, they are posted on Dr. Voyles' website. The links are below.

Port-Based Objects / Real-Time (PBO/RT)

http://web.ics.purdue.edu/~rvoyles/Help/PBORT/pbort.help.html

PD Controller (Refer to RecoNode/TRC1120)

http://web.ics.purdue.edu/~rvoyles/Help/PBORT/PDcontrol.modu le.html

