

TRC1000 RecoNode v1.1

Xilinx ISE 14.7 Tutorial

Sangjun Eom

Date: 7.10.2018




Table of Contents

1. Hardware Setup
2. Copy an Existing Project
 - A. Test the Project
 - a. Open the Project on Xilinx Platform Studio
 - b. Import the Project to Xilinx SDK
 - c. Program the Hardware
 - B. Modify the Project
 - a. Add a New Software Module
 - b. Add a New IP Core (Add / Change Wedges)
 - c. Create a New IP Core
3. Create a New Project
4. Troubleshooting

HARDWARE SETUP

1. CPU and I/O

The RecoNode is a reconfigurable computational node for creating heterogeneous wireless control networks.

Each node includes a hard-core PowerPC CPU (reconfigurable software), an FPGA (reconfigurable computational hardware), and two MorphingBus peripheral I/O buses (reconfigurable I/O hardware).

From 1 to n nodes can be configured to create an integrated control network using PBO/RT software.

1. Hardware Setup

You can either use...


- New RecoNode TRC1000 v1.1 (S/N 200 – 215)
- Old RecoNode TRC1000 v1.0 (S/N 000 – 199)

Both RecoNode versions 1.1 and 1.0 are based on the Xilinx Virtex4 FPGA with onboard PROM and DRAM.

The MorphingBus depends on the configuration of the FPGA for proper operation, so we have a few “standard I/O stacks” to make start-up easy.

See the RecoNode Morphing Bus manual for I/O options.

1. Identifying a Good RecoNode v1.1



TRC1000 v1.1

SN # 200 - 215


The RecoNode PCB includes some routing errors that must be fixed with “blue wires” for proper operation for either v1.0 or v1.1. If your RecoNode has a serial number (Fig. 1), it should be ready to go.

Some indicators of fixes include:

- JTAG plug has been relocated to bottom side (Fig. 2)
- Power wire added to DRAM (Fig. 3)


1. Hardware Setup

Xilinx Programmer



JTAG Pin Headers

Connect Xilinx Programmer to JTAG Pin Headers on RecoNode



Connect UART to UART Pin Headers (J5) located on bottom side of RecoNode

1. Hardware Setup

Supply **3.7** Volts to the power board. TRC 1000 should be connected to JTAG, serial communication cable, and power board

If (The board is not programmed) then

If the current is around 0.2 – 0.3 A then

Pass, it is good

If the current is > 0.3 A, then

Turn off the power supply. Something might be shorted.

If (The chip is programmed) then


If The current rises from 0.2 – 0.3 A to 0.5 – 0.6 A. then

Pass, it is good

If the current is $> \sim 0.65$ A - after programmed then

Turn off the power supply. Something might be shorted.

1. Hardware Setup – MorphingBus



Standard I/O Stack

RecoNode has two MorphingBus connectors where you can stack I/O wedges in a double-helix.

The *CRL Standard Stack* is composed of Morphing Bus 1 (left in Fig)


- TRC1140 – IMU Wedge (1st level)
- TRC1120 – Motor Wedge (2nd level)
- TRC1121 – Servo Wedge (3rd level)

Morphing Bus 2 (right in Fig)

- TRC1150 – Zigbee Wedge (1st level)

However, you can customize your stack and change the number & order of the I/O wedges. Different projects use different I/O configurations and the **FPGA configuration in the XPS must reflect the physical stack.**

1. Hardware Setup – Standard I/O Stack



2. Copy an Existing Project

First, let's install ISE 14.7 software from Xilinx.

2. Installation of Software

Multi-File Download: ISE Design - 14.7 Full Product Installation

Last Updated October 2013

As of October 2013, ISE has moved into the sustaining phase of its product life cycle, and there are no more planned ISE releases.

ISE supports the following devices families and their previous generations: Spartan-6, Virtex-6, and Coolrunner. For more information, visit the [ISE Design Suite](#)

Xilinx recommends [Vivado Design Suite](#) for new design starts with Virtex-7, Kintex-7, Artix-7, and Zynq-7000.

 All Platforms - Split Installer Base Image - File 1/4 (TAR/GZIP - 1.95 GB)

MD5 SUM Value: ff0f8a08aba2b7110fa730c6b15067d6

 Install Data A - File 2/4 (ZIP - 1.97 GB)

MD5 SUM Value: c0962036464ff6b772b20c032b2f954b

 Install Data B - File 3/4 (ZIP - 1.97 GB)

MD5 SUM Value: e6146a7eac7c026b4b507fdb7549e4e

 Install Data C - File 4/4 (ZIP - 1.98 GB)

MD5 SUM Value: 90943813f27a083e8929f3e742416417

Download Includes

ISE Design Suite (All Editions)
Lab Tools: Standalone
Installation
Platform Studio and Embedded
Development Kit
Software Development Kit
(SDK)
System Generator for DSP

Download Type

Full Product Installation

Last Updated

Oct 23, 2013

Answers

[14.7 - Release Notes](#)
[ISE Design Suite 14 - Known
Issues](#)

Enablement

[License Solution Center](#)

Order DVD

[ISE Design Suite DVD](#)

Download Xilinx design tools from here:
<https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html>

If they ask for licenses, input this to "path to license": 2100@marina.ecn.purdue.edu
(purchased by Dr. Richard M. Voyles for CRL), (**Last update 12/12/2016**)

2. A. Test the Project


- a. Open on Xilinx Platform Studio
- b. Import the Project to Xilinx SDK
- c. Program the Hardware

We will program the hardware with an existing project and test it.

OPEN EXISTING PROJECT WITH XPS

- a. Xilinx Platform Studio (XPS) Provides Hardware Configuration Tools
 - The XPS allows the configuration of the FPGA hardware
 - VHDL and Verilog code can be written for custom logic
 - IP cores can be embedded from the Xilinx library
 - Signals can be routed to different pins

2. A. a. Xilinx Platform Studio



We are starting with an existing project, so all logic has been already defined.

Open the existing *.xmp file so we can export the hardware definition to the software environment.

2. A. a. Xilinx Platform Studio


The screenshot displays the Xilinx Platform Studio (EDK_P_20131013) interface. The main window shows the IP Catalog, which is a table of available IP blocks. The IP Catalog table has the following columns: Description, IP Version, IP Type, Status, Processor Support, and IP Classification. The IP Catalog is currently expanded to show the 'Project Local PCores' section, which includes a 'USER' entry.

The Bus Interfaces table is also visible, showing a list of bus interfaces with their respective names, bus names, IP types, and IP versions. The table is as follows:


Name	Bus Name	IP Type	IP Version
plb		plb_v46	1.05.a
ppc405_0		ppc405_virt...	2.01.b
plb_bram_if...		bram_block	1.00.a
xps_bram_if...		xps_bram_if...	1.00.b
jtagppc_cnt...		jtagppc_cntlr	2.01.c
motor_wed...		motor_wed...	1.10.a
SPLB	plb		
proc_sys_re...		proc_sys_re...	3.00.a
cc2520_reset		xps_gpio	2.00.a
SPLB	plb		
led		xps_gpio	2.00.a
SPLB	plb		
xps_iic_0		xps_iic	2.03.a
xps_spi_0		xps_spi	2.02.a
SPLB	plb		
xps_timer_0		xps_timer	1.02.a
SPLB	plb		
xps_timer_1		xps_timer	1.02.a
SPLB	plb		
xps_timer_2		xps_timer	1.02.a
SPLB	plb		
xps_timer_3		xps_timer	1.02.a
SPLB	plb		
xps_timer_4		xps_timer	1.02.a
SPLB	plb		
xps_timer_5		xps_timer	1.02.a
SPLB	plb		
xps_timer_6		xps_timer	1.02.a
SPLB	plb		
xps_timer_7		xps_timer	1.02.a

The interface also includes a Navigator pane on the left with sections for Design Flow, Implement Flow, and Simulation Flow. The Design Flow section includes options like Run DRCs, Generate Netlist, and Generate BitStream. The Implement Flow section includes options like Generate HDL Files and Launch Simulator. The Simulation Flow section includes options like Generate HDL Files and Launch Simulator. The bottom of the interface shows a Console pane and a Legend for the block diagram.

2. A. a. Xilinx Platform Studio





We want to export the existing design and launch the SDK.



b. Import the Project to Xilinx SDK

2. A. b. Xilinx SDK

Open Xilinx Software Development Kit (SDK) and select the same workspace that contains your *.xmp* file



2. A. b. Xilinx SDK

The screenshot shows the Xilinx SDK IDE interface. The Project Explorer on the left displays a tree view of project folders. A blue circle highlights the 'PBORT_menu_tutorial' folder. The main editor window shows a C++ source file with various include statements and preprocessor directives. A blue arrow points from the 'PBORT_menu_tutorial' folder in the Project Explorer to the code editor. A text box explains that imported projects will appear here and that the 'PBORT_menu_tutorial' folder should be imported. Another blue circle highlights the 'Import...' option in the context menu, with a text box explaining that clicking 'Import...' will include the existing project folders into the program.

```
C/C++ - PBORT_menu_tutorial/src/termbot.c - Xilinx SDK
File Edit Source Refactor Navigate Search Run Project Xilinx Tools Window Help
Project Explorer
fivebar_oneNode_twoMotor
PBORT_menu_tutorial
TRC1000_StandardStack_hw_platform
zigbee_multicast
zigbee_multicast_bsp
zigbee_one2one
zigbee_one2one_bsp
TRC1120DCmotor.c
TRC1120DCmotor.h
PDcontrol.c
PDcontrol.h
xpa

#include <util/delay.h>
#include <stdlib.h>
#include "pbort.h"
#include "termbot.h"
#include "uart.h"
#include "menu.h"
#include "PDcontrol.h"
#include "xparameter.h"
#include "TRC1120DCmotor.h"

#define TXRXMODE 1
#define TESTMOTOR 0
#define PBORTMAIN 1

***** */
***** Global Variables ***** */

void)
sT *menuID, *pdID;
ed char message[256];
Q_Mez[2], Q_Ref[2];
Torque[2], Qd_Mez[2];
K[2] = {1,1};

F(message, "RecoNode v0.3\r\n");
endString(message);


TOR
ncs();

//MOTOR_WEDGE0_SET1 = 0x400;
```


Imported projects will appear here. Please import *PBORT_menu_tutorial* folder

Click "Import..." to include the existing project folders to the program


2. A. b. Xilinx SDK



Continue with
“Existing Projects into Workspace”



2. A. b. Xilinx SDK




The screenshot shows a Windows Explorer window with the address bar set to `C:\Users\admin\Desktop\RecoNode\TRC1000_StandardStack\software\SDK\SDK_Export`. The left sidebar shows the navigation pane with 'Favorites', 'Libraries', and 'Computer' sections. The main pane displays a list of folders with columns for Name, Date modified, Type, and Size. The folders listed are:

Name	Date modified	Type	Size
.metadata	2/8/2018 9:15 PM	File folder	
fivebar_nodeA	2/8/2018 9:15 PM	File folder	
fivebar_nodeA_bsp	2/8/2018 9:15 PM	File folder	
fivebar_nodeB	2/8/2018 9:15 PM	File folder	
fivebar_nodeB_bsp	2/8/2018 9:16 PM	File folder	
fivebar_oneNode_twoMotor	2/8/2018 9:15 PM	File folder	
fivebar_oneNode_twoMotor_bsp	2/8/2018 9:15 PM	File folder	
PBORT_menu_tutorial	2/9/2018 12:47 AM	File folder	
PBORT_menu_tutorial2	2/9/2018 12:26 AM	File folder	
TRC1000_StandardStack_hw_platform	2/8/2018 9:15 PM	File folder	
zigbee_multicast	2/8/2018 9:16 PM	File folder	
zigbee_multicast_bsp	2/8/2018 9:15 PM	File folder	
zigbee_one2one	2/8/2018 9:16 PM	File folder	
zigbee_one2one_bsp	6/27/2018 3:22 PM	File folder	

C:\Users\admin\Desktop\RecoNode\TRC1000_StandardStack\software\SDK\SDK_Export
Contains all existing tested project folders.


2. A. b. Xilinx SDK



Select the project folders that you want to import.

For this tutorial, we want *PBORT_menu_tutorial* folder.

2. A. b. Xilinx SDK



The screenshot shows the Xilinx SDK IDE interface. The Project Explorer on the left displays a project structure with a 'src' folder circled in blue. The main editor window shows the code for 'termbot.c', which includes various headers and defines constants for TXRXMODE, TESTMOTOR, and PBORTMAIN. The code also includes a main function that prints a message and calls UART_SendString.

```

C/C++ - PBORT_menu_tutorial/src/termbot.c - Xilinx SDK
File Edit Source Refactor Navigate Search Run Project Xilinx Tools Window Help
Project Explorer
fivebar_oneNode_twoMotor
PBORT_menu_tutorial
  Binaries
  Includes
  Debug
  src
    inttypes.h
    menu.c
    menu.h
    pbort_reconode.c
    pbort.h
    pbort.old.h
    PDcontrol.c
    PDcontrol.h
    serial.c
    serial.h
    termbot.c
    termbot.h
    TRC1120DCmotor.c
    TRC1120DCmotor.h
    types.h
    uart.c
    uart.h
    Iscript.ld
  TRC1000_Standarstack_hw_platform
    zigbee_multicast
    zigbee_multicast_bsp
    zigbee_one2one
    zigbee_one2one_bsp
TRC1120DCmotor.c
TRC1120DCmotor.h
PDcontrol.c
PDcontrol.h
xparameters.h
termbo

// #include <util/delay.h>
#include <stdlib.h> /* for malloc() */
#include "pbort.h"
#include "termbot.h"
#include "uart.h"
#include "menu.h"
#include "PDcontrol.h"
#include "xparameters.h" // newly added SE

#include "TRC1120DCmotor.h"

#define TXRXMODE 1 //1: Transmit, 0: Receive
#define TESTMOTOR 0
#define PBORTMAIN 1

/* *****
/* Termbot Global Variables
/* *****

/* *****
/* Termbot Routines CRAWLER CRAWLER CRAWLER
/* *****

int main (void)
{
    processT *menuID, *pdID;
    unsigned char message[256];
    int32_t Q_Mez[2], Q_Ref[2];
    int32_t Torque[2], Qd_Mez[2];
    int16_t K[2] = {1,1};

    sprintf(message, "RecoNode v0.3\r\n");
    UART_SendString(message);

#if TESTMOTOR
    zero6Encs();

//MOTOR_WEDGE0_SET1 = 0x400;

```

Open an existing project and you will see all c files in src folder.

Problems Tasks Console Properties Terminal 1 XMD Console
0 items
Description Resource Path Location Type

c. Program the Hardware

2. A. c. Program the Hardware

```
uint8_t tmpLo;  
unsigned char message[256];  
  
/* look for incoming serial commands*/  
if (!UART_Empty()){  
    tmp = UART_GetByte();  
  
#if 0  
    /* echo the character, show the command*/
```


Problems Tasks Console Properties Terminal

CDT Build Console [PBORT_menu_tutorial]

```
elfcheck  
Xilinx EDK 14.7 Build EDK_P.20131013  
Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved.  
  
Command Line: elfcheck -hw ../../TRC1000_StandardStack_hw_platform/system.xml  
-pe ppc405_0 PBORT_menu_tutorial.elf  
  
ELF file      : PBORT_menu_tutorial.elf  
elfcheck passed.  
'Finished building: PBORT_menu_tutorial.elf.elfcheck'  
.  
  
16:05:46 Build Finished (took 2s.427ms)
```

Save the changes you made on the code, xilinx will automatically compile and generate elf file.


2. A. c. Program the Hardware



Go to

Xilinx Tools / Program FPGA


2. A. c. Program the Hardware



Make sure these are from same directory

Browse for elf file created for your project.

2. A. c. Program the Hardware



Locate elf file in your directory under
{your_project_name} / Debug

Open elf file for programming your hardware.

2. B. Modify the Project

- a. Add a New Software Module
- b. Add a New IP Core (Add / Change Wedges)
- c. Create a New IP Core

a. Add a New Software Module

b. Add a New IP Core (Add / Change Wedges)

By adding IP core, you can add more wedges and customize your stack.

2. B. b. Add a New IP Core - Update this

Xilinx Platform Studio (EDK_P.20131013) - C:\Users\admin\Desktop\RecoNode\TRC1000_StandardStack\system.xmp - [system.ucf]

File Edit View Project Hardware Device Configuration Debug Simulation Window Help

Navigator

- Design Flow
 - Run DRCs
- Implement Flow
 - Generate Netlist
 - Generate BitStream
 - Export Design
- Simulation Flow
 - Generate HDL Files
 - Launch Simulator

Project

- Platform
 - Project Files
 - MHS File: system.mhs
 - UCF File: data/system.ucf
 - iMPACT Command File: etc/download.cmd
 - Implementation Options File: etc/fast_runtime.o
 - Bitgen Options File: etc/bitgen.ut
 - Elf Files
 - ppc405_0
 - Project Options
 - Device: xc4vfx20ff672-10
 - Netlist: TopLevel
 - Implementation: XPS (Xflow)
 - HDL: VHDL
 - Sim Model: BEHAVIORAL
 - Design Summary

```
1 #####
2 ##This ucf file is for the TRC1000 Standard Stack (Both FX20 and FX40):
3 ##On Morphing Bus one: 1st level - TRC1140 (IMU)
4 ##                               2nd level - TRC1120 (Motor)
5 ##                               3rd level - TRC1121 (Servo)
6 ##                               4th level - TRC1122 (LED, modified from Servo wedge)
7 ##On Morphing Bus two: 1st level - TRC1150 (ZigBee)
8 #####
9
10 #####
11 ##CLK, RST and UART
12 #####
13 Net fpga_0_RS232_Uart_RX_pin LOC=P3 | IOSTANDARD = LVCMOS33;
14 Net fpga_0_RS232_Uart_TX_pin LOC=N3 | IOSTANDARD = LVCMOS33;
15 Net fpga_0_clk_1_sys_clk_pin TNM_NET = sys_clk_pin;
16 TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;
17 Net fpga_0_clk_1_sys_clk_pin LOC=AB12 | IOSTANDARD = LVCMOS33;
18 Net fpga_0_rst_1_sys_rst_pin TIG;
19 Net fpga_0_rst_1_sys_rst_pin LOC=H11 | PULLUP;
20
21 #####
22 ##IMU
23 #####
24 Net xps_iic_0_Scl LOC = B7 | IOSTANDARD = LVCMOS33;
25 Net xps_iic_0_Sda LOC = B6 | IOSTANDARD = LVCMOS33;
26
27
28 #####
29 ##MOTOR 1
30 #####
31 Net motor_wedge_0_ENCA1_pin LOC=C3 | IOSTANDARD = LVCMOS33;
32 Net motor_wedge_0_EN1_pin LOC=C4 | IOSTANDARD = LVCMOS33;
33 Net motor_wedge_0_INA1_pin LOC=D3 | IOSTANDARD = LVCMOS33;
```


Project IP Catalog Design Summary Graphical Design View System

Console


2. B. b. Add a New IP Core - Update this

```
28 #####
29 ##MOTOR 1
30 #####
31 Net motor_wedge_0_ENCA1_pin LOC=C3 | IOSTANDARD = LVCMOS33;
32 Net motor_wedge_0_EN1_pin LOC=C4 | IOSTANDARD = LVCMOS33;
33 Net motor_wedge_0_INA1_pin LOC=D3 | IOSTANDARD = LVCMOS33;
34 Net motor_wedge_0_ENCB2_pin LOC=D4 | IOSTANDARD = LVCMOS33;
35 Net motor_wedge_0_INB2_pin LOC=E3 | IOSTANDARD = LVCMOS33;
36
37 Net motor_wedge_0_ENCB1_pin LOC=A7 | IOSTANDARD = LVCMOS33;
38 Net motor_wedge_0_INB1_pin LOC=C8 | IOSTANDARD = LVCMOS33;
39 Net motor_wedge_0_ENCA2_pin LOC=A8 | IOSTANDARD = LVCMOS33;
40 Net motor_wedge_0_EN2_pin LOC=B9 | IOSTANDARD = LVCMOS33;
41 Net motor_wedge_0_INA2_pin LOC=A9 | IOSTANDARD = LVCMOS33;
42
43 #####
44 ##MOTOR 2 // added for second motor wedge 4.20.2018 - SJ
45 #####
46 Net motor_wedge_1_ENCA1_pin LOC=E5 | IOSTANDARD = LVCMOS33;
47 Net motor_wedge_1_EN1_pin LOC=F3 | IOSTANDARD = LVCMOS33;
48 Net motor_wedge_1_INA1_pin LOC=F4 | IOSTANDARD = LVCMOS33;
49 Net motor_wedge_1_ENCB2_pin LOC=G4 | IOSTANDARD = LVCMOS33;
50 Net motor_wedge_1_INB2_pin LOC=G5 | IOSTANDARD = LVCMOS33;
51
52 Net motor_wedge_1_ENCB1_pin LOC=B10 | IOSTANDARD = LVCMOS33;
53 Net motor_wedge_1_INB1_pin LOC=A10 | IOSTANDARD = LVCMOS33;
54 Net motor_wedge_1_ENCA2_pin LOC=B11 | IOSTANDARD = LVCMOS33;
55 Net motor_wedge_1_EN2_pin LOC=F8 | IOSTANDARD = LVCMOS33;
56 Net motor_wedge_1_INA2_pin LOC=F7 | IOSTANDARD = LVCMOS33;
```

Morphing Bus 1 on TRC1000




Morphing Bus 2 on TRC1000



c. Create a New IP Core

2. B. c. Create a New IP Core

First, go to Xilinx Platform Studio, Select **Create and import peripheral wizard**



The image shows the Xilinx Platform Studio interface. On the left, the 'IP Catalog' pane is visible, listing various IP categories such as Analog, Arithmetic, Bus and Bridge, etc. A red circle highlights the 'Create and Import Peripheral Wizard' icon in the IP Catalog toolbar. On the right, the 'Create and Import Peripheral Wizard' dialog box is open, displaying the title 'Welcome to the Create and Import Peripheral Wizard' and the Xilinx logo. A red circle highlights the 'Next >' button in the wizard's toolbar. The console window at the bottom left shows the command prompt output for the Xilinx Software Development Kit.

Welcome to the Create and Import Peripheral Wizard

This wizard is used for generating & importing IPs which will work with EDK system. AXI based IPs can be used in processor systems developed outside the EDK.

Xilinx Embedded Processing Solutions

Next >

```
*****
At Local date and time: Sat Dec 23 14:33:
xsdk.exe -hwspec C:\Users\TaaSoratanaAdm
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc. All
Done!
WARNING:EDK:3605 - Use of the repository
(equivalent of $XILINX_EDK/./edk_user_re
It is recommended that you use Global Sea
```

2. B. c. Create a New IP Core

Create and Import Peripheral Wizard

Peripheral Flow
Indicate if you want to create a new peripheral or import an existing peripheral.

This tool will help you create templates for a new EDK IP, or help you import an existing EDK IP into an XPS project or EDK repository. The interface files and directory structures required by EDK will be generated.

Create Templates

Implement/Verify

Import to XPS

Select flow:

- Create templates for a new peripheral
- Import existing peripheral

Flow description

This tool will create HDL templates that have the EDK compliant port/parameter interface. You will need to implement the body of the peripheral.

Options

Load an existing .cip settings file (saved from a previous session)

Create Peripheral

Repository or Project
Indicate where you want to store the new peripheral.

A new peripheral can be stored in an EDK repository, or in an XPS project. When stored in an EDK repository, the peripheral can be accessed by multiple XPS projects.

To an EDK user repository (Any directory outside of your EDK installation path)

Repository: [Browse...]

To an XPS project

Project: C:\Users\TaaSoratanaAdmin\Desktop\RecoNode_tester [Browse...]

Peripheral will be placed under:

C:\Users\TaaSoratanaAdmin\Desktop\RecoNode_tester\pcores

Select **Create template for a new peripheral**

Select **Export to XPS Project**

2. B. c. Create a New IP Core

Create Peripheral

Name and Version
Indicate the name and version of your peripheral.

Enter the name of the peripheral (Upper case characters are not allowed). This name will be used as the top HDL design entity.

Name:

Version: 1.00.a

Major revision: Minor revision: Hardware/Software compatibility revision:

Description:

Logical library name: pwm_step_counter_v1_00_a

All HDL files (either created by you or generated by this tool) that are used to implement this peripheral must be compiled into the logical library name above. Any other referred logical libraries in your HDL are assumed to be available in the XPS project where this peripheral is used, or in EDK repositories indicated in the XPS project settings.

More Info < Back Next > Cancel

Name your IP Core

In this example, we are creating a PWM step counter as a new IP core.

Create Peripheral

Bus Interface
Indicate the bus interface supported by your peripheral.

To which bus will this peripheral be attached?

- AXI4-Lite: Simpler, non-burst control register style interface
- AXI4: Burst Capable, high-throughput memory mapped interface
- AXI4-Stream: Burst Capable, high-throughput streaming interface
- Processor Local Bus (PLB v4.6)
- Fast Simplex Link (FSL)

ATTENTION

Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) bus PLB v4.6 interconnect and the FSL interface.

NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface.

[CoreConnect Specification](#)

[PLB \(v4.6\) Slave IPIF Specification for single data beat transfer](#)

[PLB \(v4.6\) Slave IPIF Specification for burst data transfer](#)

[PLB \(v4.6\) Master IPIF Specification for single data beat transfer](#)

[PLB \(v4.6\) Master IPIF Specification for burst data transfer](#)

More Info < Back Next > Cancel

Select Processor Local Bus

* Unless you use AXI in your XPS Project

2. B. c. Create a New IP Core

Create Peripheral

IPIF (IP Interface) Services
Indicate the IPIF services required by your peripheral.

Your peripheral will be connected to the PLB (v4.6) interconnect through corresponding PLB IP Interface (IPIF) modules, which provide you with a quick way to implement the interface between the PLB interconnect and the user logic. Besides the standard functions like address decoding provided by the slave IPIF module, the wizard tool also offers other commonly used services and configurations to simplify the implementation of the design.

The diagram shows a **Processor Local Bus (version 4.6)** at the top. Below it are two **PLB v4.6** blocks: a **Slave** (green) and a **Master** (yellow). The Slave is connected to **IPIC Slave** (yellow), which includes **RST** (red), **INTC** (blue), **Read FIFO** (green), and **Write FIFO** (orange). The Master is connected to **IPIC Master** (yellow), which includes **Read Local Link** (green) and **Write Local Link** (orange). Both Slave and Master are connected to **User Logic** (blue) containing **Reg** (pink), **Mem** (grey), and **Master Cntrl** (blue).

Slave service and configuration

Typically required by most peripherals for operations like logic control, status report, data buffering, multiple memory/address space access, and etc. (PLB slave interface will always be included).

- Software reset
- Read/Write FIFO
- Interrupt control
- User logic software register
- User logic memory space
- Include data phase timer

Master service and configuration

Typically required by complex peripherals like Ethernet and PCI for commanding data transfers between regions (PLB master interface will be included if master service selected).

- User logic master

Buttons: More Info, < Back, **Next >**, Cancel

Create Peripheral

Slave Interface
Configure the slave interface of your peripheral

The IPIF slave library provides a quick way to implement a slave interface between the user logic and the PLB v4.6 interconnect. It provides address decoding over various ranges as configured by the user and implements the protocol and timing translation between the PLB v4.6 interconnect and the IPIC (IP InterConnect . interface between user logic and IPIF).

Slave performance

Slave peripherals support single read/write data transfers by default. If performance is key to the slave peripheral (i.e. memory controllers), you can have the burst transfer support turned on - this feature provides higher data transfer rates for the PLB Cacheline access and enables the transfer protocol for PLB Fixed Length Burst operations.

- Burst and cache-line support

Data width

The native bit width of the internal data bus may be less than or equal to the PLB slave interface data bus width (It is always 32-bit for non-burst slaves and can be 32, 64, or 128-bit for slaves supporting burst). To conserve FPGA resources, set the value to be the same as the smallest PLB master in the system that may interact with your peripheral.

Native data width: 32 bit

Buttons: More Info, < Back, **Next >**, Cancel


Proceed to next step

2. B. c. Create a New IP Core

Create Peripheral

← **User S/W Register**
Configure the software accessible registers in your peripheral.

The user specific software accessible registers will be implemented in the user-logic module of your peripheral. Such registers are typically provided for software programs to control and to monitor the status of your user logic. These registers are addressable on the byte, half-word, word, double word or quad word boundaries depending on your design. An example logic for register read/write will be included in the user-logic module generated by the wizard tool for your reference.



User logic software registers may take full advantage of the slave IPIF address-decoding service to generate CE decodes for all of the individual register of interest. The diagram on the left shows the simplest set of IPIF slave signals to read/write the registers.


Number of software accessible registers: (1 to 4096)

More Info < Back Next > Cancel

Create Peripheral

← **IP Interconnect (IPIF)**
Select the interface between the logic to be implemented in your peripheral and the IPIF.

Your peripheral will be connected to the PLB (v4.6) interconnect through suitable IPIF master/slave module(s). Your custom logic from the user-logic module interfaces to the IPIF module(s) and other sub-blocks through a set of signals called the IP interconnect (IPIF) interface. Some of the ports are always present, some are pre-selected based on the IPIF services you required, and you can choose other optional ports to be included in the design based on your needs.



Note: all IPIF ports are active high.

Port description
<input checked="" type="checkbox"/> Bus2IP_Clk
<input checked="" type="checkbox"/> Bus2IP_Reset
<input type="checkbox"/> Bus2IP_Addr
<input type="checkbox"/> Bus2IP_CS
<input type="checkbox"/> Bus2IP_RNW
<input checked="" type="checkbox"/> Bus2IP_Data
<input checked="" type="checkbox"/> Bus2IP_BE
<input checked="" type="checkbox"/> Bus2IP_RdCE
<input checked="" type="checkbox"/> Bus2IP_WrCE
<input checked="" type="checkbox"/> IP2Bus_Data
<input checked="" type="checkbox"/> IP2Bus_RdAck
<input checked="" type="checkbox"/> IP2Bus_WrAck
<input checked="" type="checkbox"/> IP2Bus_Error

Restore Defaults

More Info < Back **Next >** Cancel


Select 4 registers

2. B. c. Create a New IP Core

Create Peripheral

←(OPTIONAL) Peripheral Simulation Support
Generate optional files for simulation using Bus Functional Models (BFM).

The EDK provides a BFM simulation platform to help you simulate your peripheral. Indicate if you want this tool to generate the appropriate HDL and Bus Functional Language (BFL) stimulus file for the target bus.



Generate BFM simulation platform

Note: ISim, ModelSim-SE, ModelSim-PE and QuestaSim simulators are supported.

- A testbench template will be generated on top of your peripheral.
- A test platform description file (bfm_system.mhs) consisting of the subsystem illustrated by the diagram will be generated as well.
- All CoreConnect bus transactions can be defined through BFL command file (sample.bfl).
- Stimulus for other non-CoreConnect bus I/Os of your peripheral can be defined in the testbench file.
- Please refer to the README file for BFM simulation instructions.


Note: License Required for BFM IPs in Simulation.

More Info < Back **Next >** Cancel

Create Peripheral

←(OPTIONAL) Peripheral Implementation Support
Generate optional files for hardware/software implementation

Upon completion, this tool will create synthesizable HDL files that implement the IPIF services you requested. A stub 'user_logic' module will be created. You will need to complete the implementation of this module using standard HDL design flows. The tool will also generate EDK interface files (mpd/pao) for the synthesizable templates, so that you can hook up the generated peripheral to a processor system.



Note


Should the peripheral interface (ports/parameters) or file list change, you will need to regenerate the EDK interface files using the import functionality of this tool.

- Generate stub 'user_logic' template in Verilog instead of VHDL
- Generate ISE and XST project files to help you implement the peripheral using XST flow
- Generate template driver files to help you implement software interface

More Info < Back **Next >** Cancel

Check **“Generate ISE and XST project files”**
And **“Generate template driver files”**

2. B. c. Create a New IP Core



The image shows a 'Create Peripheral' dialog box with a 'Congratulations!' message. On the left is a checkered flag icon. The main text explains that HDL files will be generated and that the user must implement the peripheral's functionality in the 'user_logic' template file. An 'IMPORTANT' note states that any interface changes require regenerating the EDK interface files. A text box contains the following information:

```
Thank you for using Create and Import Peripheral Wizard! Please find your peripheral hardware templates under C:\Users\TaaSoratanaAdmin\Desktop\RecoNode_tester\pcores/pwm_step_counter_v1_00_a and peripheral software templates under C:\Users\TaaSoratanaAdmin\Desktop\RecoNode_tester/drivers/pwm_step_counter_v1_00_a respectively.
```

Peripheral Summary:

```
top name      : pwm_step_counter
version       : 1.00.a
type          : PLB (v4.6) slave
features      : slave attachment
               user s/w registers
```

Address Block Summary:

```
user logic slv : C_BASEADDR + 0x00000000
                : C_BASEADDR + 0x000000FF
```


NOTE: A *.cip settings file will be created under your peripheral's "dev1" folder. It can be loaded in a future wizard session to regenerate your peripheral.

Click Finish to generate your peripheral.


At the bottom, there are three buttons: 'More Info', 'Finish', and 'Cancel'. The 'Finish' button is circled in red.

2. B. c. Create a New IP Core

Go to *Files / Open Project*




Open *Project Navigator*



Go to your XPS project folder,
Then *pcore/your_IP_core_name/devl/projnav*
Select the ISE project file located inside the directory

2. B. c. Create a New IP Core

Open *Project Navigator*



Double click on `pwm_step_counter.vhd`

Write a VHDL code for your new IP Core

```
138 entity pwm_step_counter is
139     generic
140     (
141         -- ADD USER GENERICS BELOW THIS LINE -----
142         --USER generics added here
143         -- ADD USER GENERICS ABOVE THIS LINE -----
144
145         -- DO NOT EDIT BELOW THIS LINE -----
146         -- Bus protocol parameters, do not add or delete
147         C_BASEADDR           : std_logic_vector := X"FFFFFFF";
148         C_HIGHADDR          : std_logic_vector := X"00000000";
149         C_SPLB_AWIDTH       : integer         := 32;
150         C_SPLB_DWIDTH       : integer         := 128;
151         C_SPLB_NUM_MASTERS  : integer         := 8;
152         C_SPLB_MID_WIDTH    : integer         := 3;
153         C_SPLB_NATIVE_DWIDTH : integer       := 32;
154         C_SPLB_P2P         : integer         := 0;
155         C_SPLB_SUPPORT_BURSTS : integer      := 0;
156         C_SPLB_SMALLEST_MASTER : integer    := 32;
157         C_SPLB_CLK_PERIOD_PS : integer      := 10000;
158         C_INCLUDE_DPHASE_TIMER : integer     := 1;
159         C_FAMILY            : string         := "virtex6"
160     );
161
162 port
163 (
164     -- ADD USER PORTS BELOW THIS LINE -----
165     STEP : in std_logic;
166     DIR  : in std_logic;
167 )
```

For this example...

Add these line to the user defined port in entity block in `pwm_step_counter.vhd`

```
STEP : in std_logic;
DIR  : in std_logic;
```


2. B. c. Create a New IP Core

```
379 -----
380 -- instantiate User Logic
381 -----
382 USER_LOGIC_I : entity pwm_step_counter_v1_00_a.user_logic
383   generic map
384     (
385       -- MAP USER GENERICS BELOW THIS LINE -----
386       --USER generics mapped here
387       -- MAP USER GENERICS ABOVE THIS LINE -----
388
389       C_SLV_DWIDTH          => USER_SLV_DWIDTH,
390       C_NUM_REG             => USER_NUM_REG
391     )
392   port map
393     (
394       -- MAP USER PORTS BELOW THIS LINE -----
395       STEP                   => STEP,
396       DIR                    => DIR,
397
398       -- MAP USER PORTS ABOVE THIS LINE -----
399
400       Bus2IP_Clk            => ipif_Bus2IP_Clk,
401       Bus2IP_Reset         => ipif_Bus2IP_Reset,
402       Bus2IP_Data          => ipif_Bus2IP_Data,
403       Bus2IP_BE            => ipif_Bus2IP_BE,
404       Bus2IP_RdCE          => user_Bus2IP_RdCE,
405       Bus2IP_WrCE          => user_Bus2IP_WrCE,
406       IP2Bus_Data          => user_IP2Bus_Data,
407       IP2Bus_RdAck         => user_IP2Bus_RdAck,
408       IP2Bus_WrAck         => user_IP2Bus_WrAck,
409       IP2Bus_Error         => user_IP2Bus_Error
410     );
411 -----
412 -- connect internal signals
```

Add these line to the port map block, inside USER_LOGIC_I block

```
STEP           => STEP,
DIR            => DIR,
```

2. B. c. Create a New IP Core



Double click user_logic.vhd

```
83
84 entity user_logic is
85   generic
86   (
87     -- ADD USER GENERICS BELOW THIS LINE -----
88     --USER generics added here
89     -- ADD USER GENERICS ABOVE THIS LINE -----
90
91     -- DO NOT EDIT BELOW THIS LINE -----
92     -- Bus protocol parameters, do not add to or delete
93     C_SLV_DWIDTH           : integer           := 32;
94     C_NUM_REG              : integer           := 4
95     -- DO NOT EDIT ABOVE THIS LINE -----
96   );
97   port
98   (
99     -- ADD USER PORTS BELOW THIS LINE -----
100    STEP                    : in std_logic;
101    DIR                     : in std_logic;
102     -- ADD USER PORTS ABOVE THIS LINE -----
103
104     -- DO NOT EDIT BELOW THIS LINE -----
105     -- Bus protocol ports, do not add to or delete
106    Bus2IP_Clk              : in std_logic;
107    Bus2IP_Reset            : in std_logic;
108    Bus2IP_Data             : in std_logic_vector(0 to C_SLV_DWIDTH-1);
109    Bus2IP_BE               : in std_logic_vector(0 to C_SLV_DWIDTH/8-1);
110    Bus2IP_RdCE             : in std_logic_vector(0 to C_NUM_REG-1);
111    Bus2IP_WrCE             : in std_logic_vector(0 to C_NUM_REG-1);
112    IP2Bus_Data             : out std_logic_vector(0 to C_SLV_DWIDTH-1);
113    IP2Bus_RdAck            : out std_logic;
114    IP2Bus_WrAck            : out std_logic;
115    IP2Bus_Error            : out std_logic
116     -- DO NOT EDIT ABOVE THIS LINE -----
117   );
118
119   attribute MAX_FANOUT : string;
120   attribute SIGIS      : string;
121
```

Add user defined port in entity block in user_logic.vhd

```
STEP                    : in std_logic;
DIR                     : in std_logic;
```

2. B. c. Create a New IP Core

```
127 -----
128 -- Architecture section
129 -----
130
131 architecture IMP of user logic is
132
133 --USER signal declarations added here, as needed for user logic
134 signal count_step          : std_logic_vector(0 to C_SLV_DWIDTH-1);
135 signal count_step_inv     : std_logic_vector(0 to C_SLV_DWIDTH-1);
136 -----
137 -- Signals for user logic slave model s/w accessible register example
138 -----
139 signal slv_reg0            : std_logic_vector(0 to C_SLV_DWIDTH-1);
140 signal slv_reg1            : std_logic_vector(0 to C_SLV_DWIDTH-1);
141 signal slv_reg2            : std_logic_vector(0 to C_SLV_DWIDTH-1);
142 signal slv_reg3            : std_logic_vector(0 to C_SLV_DWIDTH-1);
143 signal slv_reg_write_sel   : std_logic_vector(0 to 3);
144 signal slv_reg_read_sel   : std_logic_vector(0 to 3);
145 signal slv_ip2bus_data    : std_logic_vector(0 to C_SLV_DWIDTH-1);
146 signal slv_read_ack       : std_logic;
147 signal slv_write_ack      : std_logic;
148
149 begin
150
151 --USER logic implementation added here
152
153 -----
154 -- Example code to read/write user logic slave model s/w accessible registers
155 --
156 -- Note:
157 -- The example code presented here is to show you one way of reading/writing
158 -- software accessible registers implemented in the user logic slave model.
159 -- Each bit of the Bus2IP_WrCE/Bus2IP_RdCE signals is configured to correspond
160 -- to one software accessible register by the top level template. For example,
161 -- if you have four 32 bit software accessible registers in the user logic,
162 -- you are basically operating on the following memory mapped registers:
163 --
```

Go to architecture section, add

```
signal count_step          : std_logic_vector(0 to C_SLV_DWIDTH-1);
signal count_step_inv     : std_logic_vector(0 to C_SLV_DWIDTH-1);
```

These are the “signals,” or variables, in our coding logic

2. B. c. Create a New IP Core

```
175
176 -- implement slave model software accessible register(s)
177 SLAVE_REG_WRITE_PROC : process( Bus2IP_Clk ) is
178 begin
179
180     if Bus2IP_Clk'event and Bus2IP_Clk = '1' then
181         if Bus2IP_Reset = '1' then
182             slv_reg0 <= (others => '0');
183             slv_reg1 <= (others => '0');
184             -- slv_reg2 <= (others => '0');
185             -- slv_reg3 <= (others => '0');
186         else
187             case slv_reg_write_sel is
188                 when "1000" =>
189                     for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
190                         if ( Bus2IP_BE(byte_index) = '1' ) then
191                             slv_reg0(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to byte_index*8+7);
192                         end if;
193                     end loop;
194                 when "0100" =>
195                     for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
196                         if ( Bus2IP_BE(byte_index) = '1' ) then
197                             slv_reg1(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to byte_index*8+7);
198                         end if;
199                     end loop;
200                 when "0010" =>
201                     -- for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
202                     --     if ( Bus2IP_BE(byte_index) = '1' ) then
203                     --         slv_reg2(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to byte_index*8+7);
204                     --     end if;
205                     -- end loop;
206                 when "0001" =>
207                     for byte_index in 0 to (C_SLV_DWIDTH/8)-1 loop
208                         if ( Bus2IP_BE(byte_index) = '1' ) then
209                             slv_reg3(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to byte_index*8+7);
210                         end if;
211                     end loop;
212                 when others => null;
```

Go to implement “**slave model software accessible register(s)**” subsection, comment out the line shown above

This makes slave register 2 and 3 (slv_reg2, slv_reg3) **read only**.


2. B. c. Create a New IP Core

Now we are creating a logic, which can count the step pulses (from STEP), with regard to the current state of direction pin (defined as DIR).

Add these line right before end IMP;

```
-- process (@var) == if the system detect the change in @var, this section of code will activate
process (STEP) begin
  -- if the change is rising edge (low reading to high reading) and the reader (slv_reg0) is
  -- x"00000001"
  if rising_edge(STEP) and slv_reg0 = x"00000001" then
    -- if the direction is 1, we count up, else we count down
    if DIR = '1' then
      count_step <= count_step + 1;
      count_step_inv <= count_step_inv - 1;
    else
      count_step <= count_step - 1;
      count_step_inv <= count_step_inv + 1;
    end if;
  end if;
  -- if we receive reset signal (slv_reg1 = x"00000000"), then count_step and count_step_inv
  -- will be set to 0
  if slv_reg1 = x"00000000" then
    count_step <= x"00000000";
    count_step_inv <= x"00000000";
  end if;
  -- send the counter value to the output registers (slv_reg2 and slv_reg3)
  slv_reg2 <= count_step;
  slv_reg3 <= count_step_inv;
end process;
```

2. B. c. Create a New IP Core




Now, compile the vhd by right click the pwm_step_counter.vhd and select ***“Implement Top Module”***

3. Creating a New Project

3. Xilinx Platform Studio

Open Xilinx Platform Studio, and create a new project (go to **File > New BSB Project**)



Getting Started



[Create New Project Using Base System Builder](#)

Use the Base System Builder wizard to create an XPS project



[Create New Blank Project](#)

Create a new XPS project without using the Base System Builder



[Open Project](#)


Open a previously created project



[Open Recent Project](#)



Open a recently used project

3. Xilinx Platform Studio



- Browse to the location for your project
- Enter the directory name
- Save the *.xmp* file there
- * Your directory name can't be too long or contains special characters. Make it simple (ex. locate in desktop)
- Choose PLB
- * Our RecoNode uses Xilinx Virtex-4, which is supported by PLB system.


3. Xilinx Platform Studio



Choose Xilinx for Vendor, and Virtex 4 ML 405 for Board Name


* The **Virtex-4 FPGA XC4VFX20-FF672-10** is on the RecoNode.

3. Xilinx Platform Studio



Choose Processor system based on your Chip.

For RecoNode V1.1, we uses **Virtex-4: XC4VFX20** – This has a PowerPC processor, thus choose Single-Processor System.



For RecoNode V1.1, we uses Virtex-4: XC4VFX20 – choose PowerPC processor.

RecoNode has **100MHz** clock frequency.

3. Xilinx Platform Studio

The screenshot shows the 'Peripheral Configuration' window in Xilinx Platform Studio. The window has a tabbed interface with tabs for 'Welcome', 'Board', 'System', 'Processor', 'Peripheral' (selected), 'Cache', and 'Summary'. Below the tabs, there is a title bar 'Peripheral Configuration' and a descriptive text: 'To add a peripheral, drag it from the "Available Peripherals" to the processor peripheral list. To change a core parameter, click on the peripheral.'

The main area is divided into two panes. The left pane, titled 'Available Peripherals', contains a tree view under 'Peripheral Names'. It has two main categories: 'IO Devices' (containing 'TriMode_MAC_GMII' and 'FLASH') and 'Internal Peripherals' (containing 'lmb_bram_if_cntlr', 'xps_bram_if_cntlr', 'xps_timebase_wdt', and 'xps_timer'). Below this tree are two buttons: 'Add >' and '< Remove'.

The right pane, titled 'Processor 1 (PowerPC 405) Peripherals', has a 'Select All' button and a table listing various peripherals. The table has two columns: 'Core' and 'Parameter'. The 'Core' column lists the core name for each peripheral, and the 'Parameter' column lists the specific parameter value.

Core	Parameter
DDR_SDRAM	
Core	mpmc
Ethernet_MAC	
Core: xps_ethernetlite	
IIC_EEPROM	
Core: xps_iic	
LEDs_4Bit	
Core: xps_gpio	
LEDs_Positions	
Core: xps_gpio	
MGT_wrapper	
Core: mgt_protector	
Push_Buttons_Position	
Core: xps_gpio	
RS232_Uart	
Core: xps_uartlite, Baud Rate: 9600, Data ...	
SRAM	
Core: xps_mch_emc	
SysACE_CompactFlash	
Core: xps_sysace	
xps_bram_if_cntlr_1	
Core: xps_bram_if_cntlr, Size: 8 KB	

3. Xilinx Platform Studio

The screenshot displays the Xilinx Platform Studio interface. On the left is the IP Catalog, which is organized into a tree view under 'EDK Install'. The main area shows a PLB (Programmable Logic Block) diagram with various IP blocks connected to a central bus. On the right, the 'Bus Interfaces' tab is active, showing a table of the connected IP blocks.

Name	Bus Name	IP Type	IP Version
plb		★ plb_v46	1.05.a
+ ppc405_0		★ ppc405_virt...	2.01.b
+ plb_bram_if_cntlr_1_bram		★ bram_block	1.00.a
+ xps_bram_if_cntlr_1		★ xps_bram_if...	1.00.b
+ jtagppc_cntlr_inst		★ jtagppc_cntlr	2.01.c
+ motor_wedge_0		🖱 motor_wed...	1.10.a
+ proc_sys_reset_0		★ proc_sys_re...	3.00.a
+ cc2520_reset		★ xps_gpio	2.00.a
+ led		★ xps_gpio	2.00.a
+ xps_iic_0		★ xps_iic	2.03.a
+ xps_spi_0		★ xps_spi	2.02.a
+ xps_timer_0		★ xps_timer	1.02.a
+ xps_timer_1		★ xps_timer	1.02.a
+ xps_timer_2		★ xps_timer	1.02.a
+ xps_timer_3		★ xps_timer	1.02.a
+ xps_timer_4		★ xps_timer	1.02.a
+ xps_timer_5		★ xps_timer	1.02.a
+ xps_timer_6		★ xps_timer	1.02.a
+ xps_timer_7		★ xps_timer	1.02.a
+ RS232_Uart		★ xps_uartlite	1.02.a
clock_generator_0		★ clock_gene...	4.03.a

3. Xilinx Platform Studio

Xilinx Platform Studio (EDK_P.49d) - C:\Users\TaaSoratanaAdmin\Desktop\RecoNode_tester\Tutorial3_serial.xmp - [System Assembly View]

File Edit View Project Hardware Device Configuration Debug Simulation Window Help

Navigator Project Bus Interfaces Ports Addresses

Platform

- Project Files
 - MHS File: Tutorial3_serial.mhs
 - UCF File: data\Tutorial3_serial.ucf
 - iMPACT Command File: etc/download.cmd
 - Implementation Options File: etc/fast_runtime.opt
 - Bitgen Options File: etc/bitgen.ut
- Elf Files
 - ppc405_0
- Project Options
 - Device: xc4vfx20ff672-10
 - Netlist: TopLevel
 - Implementation: XPS (Xflow)
 - HDL: VHDL
 - Sim Model: BEHAVIORAL
- Design Summary

Name	Connected Port	Direction	Range	Class	Frequency(Hz)	Reset Polarity
External Ports						
plb						
ppc405_0						
plb_bram_if...						
xps_bram_if...						
itagppc_cnt...						
proc_sys_re...						
RS232_Uart						
Interrupt						
(IO_IF) u...	Connected to External Ports			INTERRUPT		
RX	External Ports::fpga_0_RS232_Uart_RX_pin	I				
TX	External Ports::fpga_0_RS232_Uart_TX_pin	O				
clock_gener...						

Design Flow

Run DRCs

Implement Flow

Generate Netlist

Generate BitStream

Export Design

Export Design

Export to SDK / Launch SDK

This dialog allows you to export hardware platform information to be used in SDK.


Include bitstream and BMM file
(XPS will regenerate bitstream if necessary, and it may take some time to finish.)

Directory location for hardware description files:
C:\Users\TaaSoratanaAdmin\Desktop\RecoNode_tester\SDK\SDK_Export

Export Only Export & Launch SDK Cancel Help

To SDK!


3. Xilinx SDK



In Xilinx SDK, Select the workspace that contain your *.xmp* file

3. Xilinx SDK

Create a code project in Xilinx SDK



Right click in Project Explorer, Select **New > Project** .
Then **Xilinx > Application Project**

3. Xilinx SDK

New Project

Application Project
Create a managed make application project.

Project name: **serial_tutorial**

Use default location
Location: C:\Users\TaaSoratanaAdmin\Desktop\RecoNode_tester\serial_tutorial Browse...
Choose file system: default

Target Hardware
Hardware Platform: RecoNode_tester_hw_platform
Processor: ppc405_0

Target Software
OS Platform: standalone
Language: C C++
Board Support Package: Create New serial_tutorial_bsp Use existing

< Back Next > **Finish** Cancel



New Project

Templates
Create one of the available templates to generate a fully-functioning application project.

Available Templates:



- Dhrystone
- Empty Application**
- Hello World
- Memory Tests
- Peripheral Tests
- SREC Bootloader
- Xilkernel POSIX Threads Demo

A blank C project.

< Back Next > **Finish** Cancel

Put your project name

3. Xilinx SDK



Put your main source file name. By default, it is **main.c**, but you should put a unique name that you would know that it is a main file.

Right click from **Project Explorer**, go to **New / Source File**

3. Xilinx SDK

```
#include <stdio.h>

int main()
{
    xil_printf("Hello From the Other Side! \n\r");
    return 0;
}
```

Sample code of printing on serial communication (UART).

Add your code in your main source file.


This differs to what you want to achieve from your SDK.

Troubleshooting

4. Troubleshooting

Troubleshooting

Error: Cannot find *boot.o*



The screenshot shows the Xilinx IDE interface. The 'Project' menu is open, and the 'Properties' option is highlighted with a red box. The Project Explorer on the left shows the project structure for 'PBORT_menu_tutorial'. The main editor window displays C code with several error markers (yellow triangles) indicating that the linker cannot find the file 'boot.o'. The code includes headers like 'pbort.h' and 'serial.h', and defines motor parameters.

```
#if
    /*initialize traj_cycle*/
    if ((trajIDG = sbsSpawn(trajq_init, 100,
        {
            sprintf(message, "ERRORS!\r\n");
            UART_SendString(message);
        }
    #endif
    sprintf(message, "\r\nMENU:\r\n");
    UART_SendString(message);
    #if TESTMOTOR
    /*reset encoders' values*/
    zero6Encs();

    MOTOR_WEDGE0_PWMP1 = 0x100;
    MOTOR_WEDGE0_PWMD1 = 0x300;

    MOTOR_WEDGE0_PWMP2 = 0x100;
    MOTOR_WEDGE0_PWMD2 = 0x300;
    #endif


    while(1)
    sched();
```

If your error message says that *boot.o* is not found,

Go to *Project / Properties*

Troubleshooting

Error: Cannot find *boot.o*



The screenshot shows the 'Properties for PBORT_menu_tutorial' dialog box. The 'Settings' tab is active, and the 'Error Parsers' sub-tab is selected. The 'Software Platform Library Path' field is highlighted with a red box and contains the path `../fivebar_oneNode_twoMotor_bsp/ppc405_0/lib`. The 'Software Platform Inferred Flags' field contains `-Wl,--start-group,-l,lgcc,-lc,--end-group`. The left sidebar shows the 'Settings' option under 'C/C++ Build' is selected.

Go to *Settings / Software Platform*

Make sure that there is *boot.o* file under this directory.

Troubleshooting

If you need information on PBO/RT or looking for module library for RecoNode, they are posted on Dr. Voyles' website. The links are below.

Port-Based Objects / Real-Time (PBO/RT)

<http://web.ics.purdue.edu/~rvoyles/Help/PBORT/pbort.help.html>

PD Controller (Refer to RecoNode/TRC1120)

<http://web.ics.purdue.edu/~rvoyles/Help/PBORT/PDcontrol.module.html>