



This Tutorial of Xilinx ISE is only for
CML Members

Copyright by CML of DU






Part I: ISE12.4 Installation



Download ISE12.4 on Xilinx Webpage:

<http://www.xilinx.com/support/download/index.htm>

Design Tools		Device Models		CAE Vendor Libraries	
Version					
ISE Design Suite - 12.4 Full Product Installation					
13.1	 All Platforms (TAR/GZ - 4.39 GB) MD5 Sum Value: eb743b99096e39a8996d8ee8e673b486	Download Includes	ISE WebPACK (Free) ISE Design Suite (All Editions) ChipScope Pro and ChipScope Pro Serial IO Toolkit		
12.4	 Full Installer for Windows (TAR/GZ - 3.36 GB) MD5 Sum Value: 9aab55db13d0b5aaa6b375856421ec20		PlanAhead Design and Analysis System Generator for DSP		
12.3	 Full Installer for Linux (TAR/GZ - 3.46 GB) MD5 Sum Value: 33b9326a3eff75f289d681a8a9a091d4		Platform Studio and Embedded Development Kit (EDK) Software Development Kit (SDK)		
12.2			Lab Tools: Standalone Installation		
12.1			Full Product Installation		
11.5		Download Type	12/21/2010		
11.4		Last Updated	License Solution Center		
11.3		Enablement	ISE Design Suite DVD		
		Order DVD			



Welcome

We are glad you've chosen Xilinx as your platform development partner. This program will install ISE WebPACK, one of the four ISE Design Suite Editions or one of our two standalone products. The installation process will consist of the steps listed to the left.

You will need to have administrator privileges in order to install this software on Windows operating systems. To reduce installation time, we recommend that you disable any anti-virus software before continuing.

For the product you select to install, we also recommend that you install to a new directory. If you choose to install your selected product into a directory with an older installation of ISE Design Suite, we will require the older version to be uninstalled before proceeding.

ISE Design Suite 12.4 Installer

-> Welcome

- Accept License Agreements
- Select Edition to Install
- Select Installation Options
- Select Destination Directory
- Installation

Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.

XILINX, the Xilinx logo and other designated brands included herein are trademarks of Xilinx, Inc. PowerPC is a trademark of IBM, Inc. All other trademarks are the property of their respective owners.

Next >

Cancel

Install Mainpage-----Click Next



Select Edition to Install

- Edition List
 - ISE WebPACK
 - ISE Design Suite: Logic Edition
 - ISE Design Suite: Embedded Edition
 - ISE Design Suite: DSP Edition
 - ISE Design Suite: System Edition
 - Software Development Kit: Standalone Installation
 - Lab Tools: Standalone Installation

ISE Design Suite 12.4 Installer

- Welcome
- Accept License Agreements
- > **Select Edition to Install**
- Select Installation Options
- Select Destination Directory
- Installation

Disk Space Required : 9956 MB

Description of ISE Design Suite: Embedded Edition


ISE Design Suite: Embedded Edition contains everything you need to do a complete embedded design. Embedded Edition includes ISE Design Suite Logic Edition plus the Embedded Development Kit (EDK). EDK includes Xilinx Platform Studio (XPS), Software Development Kit (SDK), and Embedded IP.


Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.
XILINX, the Xilinx logo and other designated brands included herein are trademarks of Xilinx, Inc. PowerPC is a trademark of IBM, Inc. All other trademarks are the property of their respective owners.

< Back Next > Cancel

This step has a trick: Please choose Embedded Edition, then Click Next and Begin Install

After Installation,
you should make the
License
Configuration,
choose Locate
Existing Licenses,
then Click Next





One the blank row, input **2100@130.253.4.130**
This is license Dr. Voyles bought for CML.

After License Configuration, you can try ISE 12.4 according to the next part tutorial




Part II: Create a Project in ISE 12.4



This tutorial will show you how to recreate a project in EDK with some files in the folder.

Part 1 is about creating a new project in ISE.

Part 2 is about adding IPs cores to the project in the XPS, including the IPs xilinx provided and IPs user created.

Part 3 is about creating software projects in the SDK, writing codes and downloading them into the FPGA.





ISE New Project Wizard

Create New Project

Specify project location and type.

Enter a name, locations, and comment for the project

Name:


Location: ...

Working Directory: ...

Description:

Select the type of top-level source for the project

Top-level source type:




New Project Wizard

Project Settings

Specify device and project properties.
Select the device and design flow for the project

Property Name	Value
Product Category	All
Family	Virtex4
Device	XC4VFX20
Package	FF672
Speed	-10
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	VHDL
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>

[More Info](#) [Next](#) [Cancel](#)





New Project Wizard



Project Summary

Project Navigator will create a new project with the following specifications.

Project:

Project Name: Test
Project Path: I:\Xilinx\Test
Working Directory: I:\Xilinx\Test
Description:
Top Level Source Type: HDL

Device:

Device Family: Virtex4
Device: xc4vfx20
Package: ff672
Speed: -10


Synthesis Tool: XST (VHDL/Verilog)
Simulator: ISim (VHDL/Verilog)
Preferred Language: VHDL
Property Specification in Project File: Store all values
Manual Compile Order: false
VHDL Source Analysis Standard: VHDL-93


Message Filtering: disabled


[More Info](#)

Finish

Cancel







ISE Project Navigator (M.81d) - F:\Xilinx\Test\Test.xise

File Edit View Project Source Process Tools Window Layout Help




Design

View: Implementation Simulation

Hierarchy

- Test
 - XC4VFX20-1J100/Z
 - test (test.xmp)



Double click on it to open XPS

No Processes Running

Processes: test

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- Implement Design
- Generate Programming File
- Configure Target Device
- Update Bitstream with Processor Data
- Export Hardware Design To SDK
- Analyze Design Using ChipScope

Start Design Files Libraries

Console

```
Launching XPS GUI...  
Setting XILINX_EDK=F:\Text\Xilinx\ISE_DS\EDK
```

Console Errors Warnings Find in Files Results

0KB/S 0KB/S

9:52 AM
4/5/2011

Part III: Add IP cores in XPS

This part will show you how to add IP cores in XPS. Several IPs will be added, including a LEDs_4Bit IP, a general purpose IO IP, and three MOTOR_WEDGE IP .

Important Updates and Notifications for EDK 12.4 – Please Read

New Support of AXI Designs

- > Production Support for Spartan-6 and Virtex-6 AXI-based designs.
- > Software development for AXI-based designs must be done in SDK.
- > AXI IP import available in Create/Import IP Wizard. Creation of AXI IP coming in 13.1. See the related [Application Note](#).
- > BSB does not yet support dual MicroBlaze AXI designs.


Platform Studio

This project appears to be a blank project. Do you want to create a Base System using the BSB Wizard?

New Features in the EDK 12 Release

- > 64-Bit Windows XP is now supported.
- > ISim now supports Simulation of Embedded projects.
- > Cygwin version 1.7.1 is now supported.

For more information about these new features, refer to the [Xilinx ISE Design Suite 12 Installation, Licensing, and Release Notes](#).



Base System Builder

Welcome **Board** System Processor Peripheral Cache Application Summary

Board Selection
Select a target development board.

Board

I would like to create a system for the following development board

Board Vendor: Xilinx
Board Name: Virtex 4 ML405 Evaluation Platform
Board Revision: 1

I would like to create a system for a custom board

Board Information

Architecture	Device	Package	Speed Grade
virtex4	xc4vfx20	ff672	-10

Use Stepping

Reset Polarity: Active Low

Related Information

[Vendor's Website](#)

[Vendor's Contact Information](#)

[Third Party Board Definition Files Download Website](#)

The ML405 board is intended to showcase and demonstrate Virtex-4 technology, especially the new features being added to the FPGA. The ML405 board utilizes Xilinx Virtex 4 XC4VFX20-FF672 device. It is a demonstration platform to showcase the enormous power and flexibility of Virtex-4 FPGAs including new and improved dock technology, DSP blocks, Smart RAM blocks, advanced I/Os, embedded MACs, embedded processors, Multi Gigabit Transceivers (MGT), and more. Please reference AR23410 for MGT issue on this board.

More Info **Next** Cancel

Base System Builder


Welcome Board **System** Processor Peripheral Cache Application Summary

System Configuration

Configure your system.


Single-Processor System

Select this option to create a design with a single processor. This Wizard will let you configure the processor, the peripheral set and some major configuration parameters for the peripherals.



Dual-Processor System

Select this option to create a design with two processors. This Wizard will let you configure the types of the processors, the peripherals accessible to the two processors and the peripherals shared by the two processors.



More Info **Next** Cancel

Base System Builder

Welcome Board System **Processor** Peripheral Cache Application Summary

Processor Configuration
Configure the processor(s).

Reference Clock Frequency 100.00 MHz

Processor 1 Configuration

Processor Type PowerPC

Processor Clock Frequency 100.00 MHz


Bus Clock Frequency 100.00 MHz

On-chip Memory None

Debug Interface FPGA JTAG

Enable Floating Point Unit ?

More Info Next Cancel



Base System Builder

Welcome Board System Processor **Peripheral** Cache Application Summary

Peripheral Configuration

To add a peripheral, drag it from the "Available Peripherals" to the processor peripheral list. To change a core parameter, click on the peripheral.

Available Peripherals

Peripheral Names

- IO Devices
 - TriMode_MAC_GMII
 - FLASH
- Internal Peripherals
 - xps_bram_if_cntlr
 - xps_timebase_wdt
 - xps_timer

Processor 1 (PowerPC 405) Peripherals

Core	Parameter
DDR_SDRAM	
Core	
Ethernet_MAC	Core: xps_ethernetlite
IIC_EEPROM	Core: xps_iic
LEDs_4Bit	Core: xps_gpio
LEDs_Positions	Core: xps_gpio
MGT_wrapper	Core: mgt_protector
Push_Buttons_Position	Core: xps_gpio
RS232_Uart	Core: xps_uartlite, Baud
SRAM	Core: xps_mch_emc
SysACE_CompactFlash	Core: xps_sysace
xps_bram_if_cntlr_1	Core: xps_bram_if_cntlr, Size: 8 KB

More Info

Next Cancel

Processor 1 (PowerPC 405) Peripherals

Core	Parameter
LEDs_4Bit	Core: xps_gpio
RS232_Uart	Core: xps_uartlite, Baud Rate: 9600, Data ...
xps_bram_if_cntlr_1	Core: xps_bram_if_cntlr, Size: 8 KB

Remove others than these three IPs

Base System Builder

Welcome Board System Processor Peripheral **Cache** Application Summary

Cache Configuration

Select cache size and cache memory for processor(s).

Processor 1 (PowerPC 405) Cache

The PowerPC embedded in the Virtex4FX series of FPGAs provides 16K of caches. Caches are enabled in software, and can be configured to cache multiple memory regions.

Instruction Cache

Instruction Cache Size: 16 KB

Instruction Cache Memory

- xps_bram_if_cntlr_1


Data Cache

Data Cache Size: 16 KB

Data Cache Memory

- xps_bram_if_cntlr_1

More Info Next Cancel



Base System Builder

Welcome Board System Processor Peripheral Cache **Application** Summary

Application Configuration
Configure the example applications.

Example Applications

Application	Option Value
[-] Test ppc405_0	
Standard IO	RS232_Uart
Boot Memory	xps_bram_if_cntlr_1
[-] Memory Test	TestApp_Memory_ppc405_0
Instructions	xps_bram_if_cntlr_1
Data	xps_bram_if_cntlr_1
[-] Peripheral Test	TestApp_Peripheral_ppc405_0
Instructions	xps_bram_if_cntlr_1
Data	xps_bram_if_cntlr_1
Interrupt Vector	No Interrupt

More Info **Next** Cancel

Base System Builder

Welcome Board System Processor Peripheral Cache Application **Summary**

Summary

Below is the summary of the system you are creating.

System Summary

Core Name	Instance Name	Base Address	High Address
Processor 1	ppc405_0		
xps_gpio	LEDs_4Bit	0x81400000	0x8140FFFF
xps_uartlite	RS232_Uart	0x84000000	0x8400FFFF
xps_bram_if_cntlr	xps_bram_if_cntlr_1	0xFFFFE000	0xFFFFFFFF

File Location


- Overall
 - I:\Xilinx\Test\test\test.xmp
 - I:\Xilinx\Test\test\test.mhs
 - I:\Xilinx\Test\test\test.mss
 - I:\Xilinx\Test\test\data\test.ucf
 - I:\Xilinx\Test\test\etc\fast_runtime.opt
 - I:\Xilinx\Test\test\etc\download.cmd
 - I:\Xilinx\Test\test\etc\bitgen.ut
- TestApp_Memory_ppc405_0
- TestApp_Peripheral_ppc405_0

Save Base System Builder (.bsb) Settings File

More Info Finish Cancel

System Summary

Core Name	Instance Name	Base Address	High Address
Processor 1	ppc405_0		
xps_gpio	LEDs_4Bit	0x81400000	0x8140FFFF
xps_uartlite	RS232_Uart	0x84000000	0x8400FFFF
xps_bram_if_cntlr	xps_bram_if_cntlr_1	0xFFFFE000	0xFFFFFFFF

 BSB automatically generates global timing constraints and pin-related constraints in the data/test.ucf file for the selected board. In the ISE flow, you could use this file as a template to create your top-level UCF file.

OK

File Location

- Overall
 - I:\Xilinx\Test\test\test.xmp
 - I:\Xilinx\Test\test\test.mhs
 - I:\Xilinx\Test\test\test.mss
 - I:\Xilinx\Test\test\data\test.ucf

Add IP Cores

The screenshot shows the Xilinx Platform Studio interface in System Assembly View. The 'IP Catalog' tab is highlighted in the bottom toolbar. The main window displays a table of bus interfaces and their associated IP types and versions.

Name	Bus Name	IP Type	IP Version
plb		plb_v46	1.05.a
ppc405_0		ppc405_virt...	2.01.b
plb_bram_if...		bram_block	1.00.a
xps_bram_if...		xps_bram_if...	1.00.b
jtagppc_cnt...		jtagppc_ctr...	2.01.c
proc_sys_re...		proc_sys_re...	3.00.a
LEDs_4Bit		xps_gpio	2.00.a
RS232_Uart		xps_uartlite	1.01.a
clock_gener...		clock_gene...	4.01.a

Legend:

- Master (blue circle)
- Slave (green circle)
- Master/Slave (purple circle)
- Target (red circle)
- Initiator (yellow circle)
- Connected (blue circle)
- Unconnected (green circle)
- Monitor (green circle)
- Production (green star)
- License (paid) (yellow star)
- License (eval) (orange star)
- Local (blue star)
- Pre Production (yellow star)
- Beta (blue star)
- Development (blue star)
- Superseded (yellow star)
- Discontinued (yellow star)

Console:

```
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
```

System Tray:

- Windows Taskbar: ISE Project Na..., 王家琪, 岳田爽, Xilinx, Tutorial - Micr..., Xilinx Platform...
- System Tray: CH, Solve PC issues: 1 important message, 9:58 AM, 4/5/2011


The screenshot displays the IP Catalog window with the following structure:

IP Catalog	Description	IP Version
EDK Install	EDK Install	
Analog	Analog	
Arithmetic	Arithmetic	
Bus and Bridge	Bus and Bridge	
Clock, Reset and Interrupt	Clock, Reset and Interrupt	
Communication High-Speed	Communication High-Speed	
Communication Low-Speed	Communication Low-Speed	
DMA and Timer	DMA and Timer	
Debug	Debug	
FPGA Reconfiguration	FPGA Reconfiguration	
General Purpose IO	XPS General Purpose IO	2.00.a
IO Modules	IO Modules	
Interprocessor Communication	Interprocessor Communication	
Memory and Memory Controller	Memory and Memory Controller	
PCI	PCI	
Peripheral Controller	Peripheral Controller	
Processor	Processor	
Utility	Utility	
Project Local PCores	Project Local PCores	
Project Peripheral Repository0	Project Peripheral Repository0	
Project Peripheral Repository1	Project Peripheral Repository1	
Memory and Memory Controller	Memory and Memory Controller	

The context menu for 'XPS General Purpose IO' includes the following options:

- Add IP
- View MPD
- View IP Modifications (Change Log)
- View PDF Datasheet
- Make This IP Local

Add a IO IP to control IOs, in this case , Control 5 LEDs besides the buttons.



PLB

Bus Interfaces Ports Addresses

Name	Bus Name	IP Type	IP Version
plb		★ plb_v46	1.05.a
+ ppc405_0		★ ppc405_virt...	2.01.b
+ plb_bram_if_cntlr_1_bram		★ bram_block	1.00.a
+ xps_bram_if_cntlr_1		★ xps_bram_if...	1.00.b
+ jtagppc_cntlr_inst		★ jtagppc_cntlr	2.01.c
+ proc_sys_reset_0		★ proc_sys_re...	3.00.a
+ LEDc_ABit		★ xps_gpio	2.00.a
+ xps_gpio_0		★ xps_gpio	2.00.a
+ ns232_uart		★ xps_uartlite	1.01.a
clock_generator_0		★ clock_gene...	4.01.a

Change the name by click once on the name.

+	proc_sys_reset_0	★	proc_sys_re...	3.00.a
+	LEDs_4Bit	★	xps_gpio	2.00.a
+	LEDs_5Bit	★	xps_gpio	2.00.a
+	RS232_Uart	★	xps_uartlite	1.01.a
...	clock_generator_0	★	clock_gene...	4.01.a

Change the name to LEDs_5Bit

-	LEDs_5Bit	★	xps_gpio	2.00.a
...	SPLB	No Connection		
+	RS232_Uart	★	xps_uartlite	1.01.a
...	clock_generator_0	★	clock_gene...	4.01.a

Connect it to plb bus

Name	Net	Direction	Range	Class
External Ports				
plb				
ppc405_0				
plb_bram_if_cntlr_1_bram				
xps_bram_if_cntlr_1				
jtagppc_cntlr_inst				
proc_sys_reset_0				
LEDs_4Bit				
LEDs_5Bit				
RS232_Uart				
clock_generator_0				

Connect IP core's ports


Name	Net	Direction	Range	Class
External Ports				
plb				
ppc405_0				
plb_bram_if_cntlr_1_bram				
xps_bram_if_cntlr_1				
jtagppc_cntlr_inst				
proc_sys_reset_0				
LEDs_4Bit				
LEDs_5Bit				
(BUS_IF) SPLB	Connected to BUS plb			
(IO_IF) gpio_0	Not connected to External Ports			
GPIO_IO_I	No Connection	I	[0:(C_GPIO_WID...	
GPIO_IO_O	No Connection	O	[0:(C_GPIO_WID...	
GPIO_IO_T	No Connection	O	[0:(C_GPIO_WID...	
GPIO_IO	No Connection	IO	[0:(C_GPIO_WID...	
clock_generator_0				

+	LEDs_4Bit				
-	LEDs_5Bit				
	(BUS_IF) SPLB	Connected to BUS plb			
-	(IO_IF) gpio_0	Not connected to External Ports			
	GPIO_IO_I	Not connected to External Ports	I		[0:(C_GPIO_WID...
	GPIO_IO_O	Make Ports External	O		[0:(C_GPIO_WID...
	GPIO_IO_T	No Connection			[0:(C_GPIO_WID...
	GPIO_IO	No Connection		IO	[0:(C_GPIO_WID...
+	RS232_Uart				
+	clock_generator_0				


Connect its ports to external ports

Name	Net	Direction	Range	Class
External Ports				
fpga_0_RS232_Uart_RX_pin	fpga_0_RS232_Uart_RX_pin	I		NONE
fpga_0_RS232_Uart_TX_pin	fpga_0_RS232_Uart_TX_pin	O		NONE
fpga_0_LEDs_4Bit_GPIO_IO_pin	fpga_0_LEDs_4Bit_GPIO_IO_pin	IO	[0:3]	NONE
fpga_0_clk_1_sys_clk_pin	dcm_clk_s	I		CLK
fpga_0_LEDs_5Bit_GPIO_IO_pin	LEDs_5Bit_GPIO_IO	IO	[0:4]	NONE
plb				
ppc405_0				
plb_bram_if_cntlr_1_bram				
xps_bram_if_cntlr_1				
jtagppc_cntlr_inst				
proc_sys_reset_0				
LEDs_4Bit				
LEDs_5Bit				
(BUS_IF) SPLB	Connected to BUS plb			
(IO_IF) gpio_0	Connected to External Ports			
GPIO_IO_I	No Connection	I	[0:(C_GPIO_WID...	
GPIO_IO_O	No Connection	O	[0:(C_GPIO_WID...	
GPIO_IO_I	No Connection	I	[0:(C_GPIO_WID...	
GPIO_IO_O	LEDs_5Bit_GPIO_IO	IO	[0:(C_GPIO_WID...	

Check External Ports, they are connected automatically.



Click and Generate addresses for IPs automatically



Change this IP's size

Edit the UCF file to assign FPGA's PINs to IP's Ports

The screenshot displays the Xilinx Platform Studio interface. The 'Project Files' tree on the left shows the 'UCF File: data/test.ucf' selected. The main editor window shows the contents of the UCF file, which includes pin assignments for the Virtex 4 ML405 Evaluation Platform. The console at the bottom shows the message 'Generated Addresses Successfully'.

```
# Virtex 4 ML405 Evaluation Platform
2 Net fpga_0_RS232_Uart_RX_pin LOC=T4 | IOSTANDARD = LVCMOS33;
3 Net fpga_0_RS232_Uart_TX_pin LOC=T8 | IOSTANDARD = LVCMOS33;
4 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<0> LOC=A10 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2
5 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<1> LOC=B10 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2
6 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<2> LOC=F13 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2
7 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<3> LOC=F14 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2
8 Net fpga_0_clk_1_sys_clk_pin TNM_NET = sys_clk_pin;
9 TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;
10 Net fpga_0_clk_1_sys_clk_pin LOC=AB14 | IOSTANDARD = LVCMOS33;
11 Net fpga_0_rst_1_sys_rst_pin IIG;
12 Net fpga_0_rst_1_sys_rst_pin LOC=M5 | PULLUP;
13
14 ##### ppc405_0
15 NET "ppc405_0/C405RSTCHIPRESETREQ" TPTHURU = "ppc405_0_RST_GRP";
16 NET "ppc405_0/C405RSTCORERESETREQ" TPTHURU = "ppc405_0_RST_GRP";
17 NET "ppc405_0/C405RSTSYSRESETREQ" TPTHURU = "ppc405_0_RST_GRP";
18 TIMESPEC "TS_RST_ppc405_0" = FROM CPUS THRU ppc405_0_RST_GRP TO FFS IIG;
19
```


Console Output:

```
(0x84000000-0x8400ffff) RS232_Uart plb
(0xffffe000-0xffffffff) xps_bram_if_cntlr_1 plb
Generated Addresses Successfully
```

UCF file


```
1 # Virtex 4 ML405 Evaluation Platform
2 Net fpga_0_RS232_Uart_RX_pin LOC=T4 | IOSTANDARD = LVCMOS33;
3 Net fpga_0_RS232_Uart_TX_pin LOC=T8 | IOSTANDARD = LVCMOS33;
4
5 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<0> LOC=A10 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 |
6 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<1> LOC=B10 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 |
7 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<2> LOC=F13 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 |
8 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<3> LOC=F11 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 |
9
10 Net LEDs_5Bit_GPIO_IO_pin<0> LOC=G4 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;
11 Net LEDs_5Bit_GPIO_IO_pin<1> LOC=L7 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;
12 Net LEDs_5Bit_GPIO_IO_pin<2> LOC=L9 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;
13 Net LEDs_5Bit_GPIO_IO_pin<3> LOC=G12 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;
14 Net LEDs_5Bit_GPIO_IO_pin<4> LOC=E6 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;
15
16 Net fpga_0_clk_1_sys_clk_pin TNM_NET = sys_clk_pin;
17 TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;
18 Net fpga_0_clk_1_sys_clk_pin LOC=AB14 | IOSTANDARD = LVCMOS33;
19 Net fpga_0_rst_1_sys_rst_pin TIG;
20 Net fpga_0_rst_1_sys_rst_pin LOC=M5 | PULLUP;
21
22 ##### ppc405_0
23 NET "ppc405_0/C405RSTCHIPRESETREQ" TPTHU = "ppc405_0_RST_GRP";
24 NET "ppc405_0/C405RSTCORERESETREQ" TPTHU = "ppc405_0_RST_GRP";
25 NET "ppc405_0/C405RSTSYSRESETREQ" TPTHU = "ppc405_0_RST_GRP";
26 TIMESPEC "TS_RST_ppc405_0" = FROM CPUS THRU ppc405_0_RST_GRP TO FFS TIG;
27
```

Copy these from the UCF text document
in the "Documents" folder




Save the file and close XPS, because next step we are going to add a custom IP core


Add a custom IP Cores



Find the motor wedge IP in the UserIPs folder



Copy the motor wedge IP to the "pcores" folder which is under "test" (embedded core we add in the ISE before) in the project folder "Test".



Open XPS by double click on the test.xmp like before

Xilinx Platform Studio - I:\Xilinx\Test\test\test.xmp - [System Assembly View]

File Edit View Project Hardware Software Device Configuration Debug Simulation Window Help

IP Catalog

Description IP Version

- EDK Install
- Analog
- Arithmetic
- Bus and Bridge
- Clock, Reset and Interrupt
- Communication High-Speed
- Communication Low-Speed
- DMA and Timer
- Debug
- FPGA Reconfiguration
- General Purpose IO
- IO Modules
- Interprocessor Communication
- Memory and Memory Controller
- PCI
- Peripheral Controller
- Processor
- Utility
- Project Local PCores
- USER

Bus Interfaces Ports Addresses

Name	Bus Name	IP Type	IP Version
plb		plb_v46	1.05.a
ppc405_0		ppc405_virt...	2.01.b
plb_bram_if_cntlr_1_bram		bram_block	1.00.a
xps_bram_if_cntlr_1		xps_bram_if...	1.00.b
jtagppc_cntlr_inst		jtagppc_cntlr	2.01.c
proc_sys_reset_0		proc_sys_re...	3.00.a
LEDs_4Bit		xps_gpio	2.00.a
LEDs_5Bit		xps_gpio	2.00.a
RS232_Uart		xps_uartlite	1.01.a
clock_generator_0		clock_gene...	4.01.a

Bus Interface Filters

- By Connection
 - Connected
 - Unconnected
- By Bus Standard
 - PLB46
 - OCM
 - DCR
 - FCB
- Xilinx Point To Point
 - XIL_BRAM
 - XIL_EMACDCR
 - XIL_FCM
 - XIL_JTAGPPC
 - XIL_RESETPPC
- By Interface Type
 - Slaves
 - Masters
 - Master Slaves
 - Monitors
 - Targets
 - Initiators

Legend

- Master Slave Master/Slave Target Initiator Connected Unconnected Monitor
- Production License (paid) License (eval) Local Pre Production Beta Development
- Superseded Discontinued

Project Applicat IP Catalog Start Up Page Design Summary Block Diagram System Assembly View

Console

Diagram Controls

Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.

Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

Console Warnings Errors

10:22 AM 4/5/2011

Now we come back to XPS

The screenshot shows the IP Catalog window with the following components:

- IP Catalog Window:**
 - Tree View:
 - EDK Install
 - Analog
 - Arithmetic
 - Bus and Bridge
 - Clock, Reset and Interrupt
 - Communication High-Speed
 - Communication Low-Speed
 - DMA and Timer
 - Debug
 - FPGA Reconfiguration
 - General Purpose IO
 - IO Modules
 - Interprocessor Communication
 - Memory and Memory Controller
 - PCI
 - Peripheral Controller
 - Processor
 - Utility
 - Project Local Cores
 - USER
 - MOTOR_WEDGE (1.00.a)
 - Context Menu (over MOTOR_WEDGE):
 - Add IP
 - View MPD
 - Make This IP Local
- PLB Diagram:** Shows a vertical bus labeled 'PLB' with several components connected to it via arrows indicating data flow.
- Bus Interfaces Table:**

Name	Bus Name
plb	
ppc405_0	
plb_bram_if_cntlr_1_bram	
xps_bram_if_cntlr_1	
jtagppc_cntlr_inst	
proc_sys_reset_0	
LEDs_4Bit	
LEDs_5Bit	
RS232_Uart	
clock_generator_0	
- Legend:**
 - Master (blue square)
 - Slave (green circle)
 - Master/Slave (blue circle)
 - Target (purple triangle)
 - Initiator (pink triangle)
 - Connected (blue circle)
 - Production (green star)
 - License (paid) (yellow star)
 - License (eval) (orange star)
 - Local (blue circle)
 - Superseded (yellow triangle)
 - Discontinued (yellow circle)

This time we get USER IP in the list.
Add three MOTOR_WEDGE IP.

XPS Core Config - motor_wedge_0 - motor_wedge_v1_00_a

All Buses HDL

C_BASEADDR	0xFFFFFFFF
C_HIGHADDR	0x00000000
C_INCLUDE_DPHASE_TIMER	<input checked="" type="checkbox"/>
C_SPLB_AWIDTH	32
<input checked="" type="checkbox"/> C_SPLB_CLK_PERIOD_PS	10,000
C_SPLB_DWIDTH	128
C_SPLB_MID_WIDTH	3
C_SPLB_NATIVE_DWIDTH	32

OK Cancel Help

The screenshot shows the 'Bus Interfaces' window in Xilinx ISE. The 'Addresses' tab is active, displaying a list of components connected to the PLB bus. A yellow box highlights the three MOTOR_WEDGE IP blocks, each with its 'SPLB' sub-component connected to the 'plb' bus.

Name	Bus Name	IP Type	IP Version
plb		★ plb_v46	1.05.a
ppc405_0		★ ppc405_virt...	2.01.b
plb_bram_if_cntlr_1_bram		★ bram_block	1.00.a
xps_bram_if_cntlr_1		★ xps_bram_if...	1.00.b
itapppc_cntlr_inst		★ jtagppc_cntlr	2.01.c
motor_wedge_0	plb	motor_wed...	1.00.a
SPLB			
motor_wedge_1	plb	motor_wed...	1.00.a
SPLB			
motor_wedge_2	plb	motor_wed...	1.00.a
SPLB			
proc_sys_reset_0		★ proc_sys_re...	3.00.a
LEDs_4Bit		★ xps_gpio	2.00.a
LEDs_8Bit		★ xps_gpio	2.00.a
RS232_Uart		★ xps_uartlite	1.01.a
clock_generator_0		★ clock_gene...	4.01.a

Legend:

- Master (blue square), Slave (green circle), Master/Slave (purple circle), Target (red triangle), Initiator (pink triangle), Connected (blue circle), Unconnected (white circle), Monitor (green M)
- ★ Production, 💰 License (paid), 🏷️ License (eval), 🏠 Local, 🌅 Pre Production, 🧪 Beta, 🛠️ Development
- ⚠️ Superseded, ⚪ Discontinued

Taskbar: Start Up Page, Design Summary, Block Diagram, System Assembly View, test

Connect these three MOTOR_WEDGE IP to plb bus.

Bus Interfaces Ports Addresses Add External Port

Name	Net	Direction	Range	Class
ppc405_0				
plb_bram_if_cntlr_1_bram				
xps_bram_if_cntlr_1				
jtagppc_cntlr_inst				
motor_wedge_0				
(IO_IF) motorwedge_0	Connected to External Ports			
ENC1	motor_wedge_0_ENC1	I		
ENC2	motor_wedge_0_ENC2	I		
ENCB1	motor_wedge_0_ENCB1	I		
ENCA2	motor_wedge_0_ENCA2	I		
ENCB2	motor_wedge_0_ENCB2	I		
EN1	motor_wedge_0_EN1	O		
EN2	motor_wedge_0_EN2	O		
INA1	motor_wedge_0_INA1	O		
INB1	motor_wedge_0_INB1	O		
INA2	motor_wedge_0_INA2	O		
INB2	motor_wedge_0_INB2	O		
motor_wedge_1				
(BUS_IF) SPLB	Connected to BUS plb			
(IO_IF) motorwedge_0	Connected to External Ports			
motor_wedge_2				
(BUS_IF) SPLB	Connected to BUS plb			

Legend

■ Master ■ Slave ■ Master/Slave ■ Target ■ Initiator ● Connected ○ Unconnected ■ Monitor
★ Production ■ License (paid) ■ License (eval) ■ Local ■ Pre Production ■ Beta ■ Development
⚠ Superseded ○ Discontinued

Start Up Page Design Summary Block Diagram System Assembly View test.ucf

Connect their ports to external ports.

Bus Interfaces Ports Addresses Add External Port

Name	Net	Direction	Range	Class
External Ports				
... fpga_0_RS232_Uart_RX_pin	fpga_0_RS232_Uart_RX_pin	I		NONE
... fpga_0_RS232_Uart_TX_pin	fpga_0_RS232_Uart_TX_pin	O		NONE
... fpga_0_LEDs_4Bit_GPIO_IO_pin	fpga_0_LEDs_4Bit_GPIO_IO_pin	IO	[0:3]	NONE
... fpga_0_clk_1_sys_clk_pin	dcm_clk_s	I		CLK
... fpga_0_rst_1_sys_rst_pin	sys_rst_s	I		RST
... LEDs_5Bit_GPIO_IO_pin	LEDs_5Bit_GPIO_IO	IO	[0:4]	NONE
... motor_wedge_0_ENCA1_pin	motor_wedge_0_ENCA1	I		NONE
... motor_wedge_0_ENCB1_pin	motor_wedge_0_ENCB1	I		NONE
... motor_wedge_0_ENCA2_pin	motor_wedge_0_ENCA2	I		NONE
... motor_wedge_0_ENCB2_pin	motor_wedge_0_ENCB2	I		NONE
... motor_wedge_0_EN1_pin	motor_wedge_0_EN1	O		NONE
... motor_wedge_0_EN2_pin	motor_wedge_0_EN2	O		NONE
... motor_wedge_0_INA1_pin	motor_wedge_0_INA1	O		NONE
... motor_wedge_0_INB1_pin	motor_wedge_0_INB1	O		NONE
... motor_wedge_0_INA2_pin	motor_wedge_0_INA2	O		NONE
... motor_wedge_0_INB2_pin	motor_wedge_0_INB2	O		NONE
... motor_wedge_1_ENCA1_pin	motor_wedge_1_ENCA1	I		NONE
... motor_wedge_1_ENCB1_pin	motor_wedge_1_ENCB1	I		NONE
... motor_wedge_1_ENCA2_pin	motor_wedge_1_ENCA2	I		NONE
... motor_wedge_1_ENCB2_pin	motor_wedge_1_ENCB2	I		NONE
... motor_wedge_1_EN1_pin	motor_wedge_1_EN1	O		NONE

Legend

■ Master ● Slave ■ Master/Slave ▶ Target ◀ Initiator ● Connected ○ Unconnected M Monitor
★ Production \$ License (paid) \$ License (eval) 🌐 Local 🌐 Pre Production 🌐 Beta 🌐 Development
⚠ Superseded ● Discontinued

Start Up Page Design Summary Block Diagram System Assembly View test.ucf*

Check external ports.

Bus Interfaces Ports Addresses Generate Addresses

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name	Lock
ppc405_0's Address Map							
LEDs_5Bit	C_BASEADDR	0x81400000	0x8140FFFF	64K	SPLB	plb	<input type="checkbox"/>
LEDs_4Bit	C_BASEADDR	0x81420000	0x8142FFFF	64K	SPLB	plb	<input type="checkbox"/>
RS232_Uart	C_BASEADDR	0x84000000	0x8400FFFF	64K	SPLB	plb	<input type="checkbox"/>
xps_bram_if_cntlr_1	C_BASEADDR	0xFFFFE0000	0xFFFFFFFF	128K	SPLB	plb	<input type="checkbox"/>
Unmapped Addresses							

Legend
 Master Slave Master/Slave Target Initiator Connected
 Production License (paid) License (eval) Local Pr
 Superseded Discontinued
 Start Up Page Design Summary

Bus Interfaces Ports Addresses Generate Addresses

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name	Lock
ppc405_0's Address Map							
LEDs_5Bit	C_BASEADDR	0x81400000	0x8140FFFF	64K	SPLB	plb	<input type="checkbox"/>
LEDs_4Bit	C_BASEADDR	0x81420000	0x8142FFFF	64K	SPLB	plb	<input type="checkbox"/>
RS232_Uart	C_BASEADDR	0x84000000	0x8400FFFF	64K	SPLB	plb	<input type="checkbox"/>
motor_wedge_2	C_BASEADDR	0xC2400000	0xC240FFFF	64K	SPLB	plb	<input type="checkbox"/>
motor_wedge_1	C_BASEADDR	0xC2420000	0xC242FFFF	64K	SPLB	plb	<input type="checkbox"/>
motor_wedge_0	C_BASEADDR	0xC2440000	0xC244FFFF	64K	SPLB	plb	<input type="checkbox"/>
xps_bram_if_cntlr_1	C_BASEADDR	0xFFFFE0000	0xFFFFFFFF	128K	SPLB	plb	<input type="checkbox"/>

Legend
 Master Slave Master/Slave Target Initiator Connected Unconnected Monitor
 Production License (paid) License (eval) Local Pre Production Beta Development
 Superseded Discontinued
 Start Up Page Design Summary Block Diagram System Assembly View test.ucf*

Generate addresses like before.

The screenshot displays the Xilinx Platform Studio (XPS) interface. On the left, the IP Catalog shows the 'MOTOR_WEDGE' IP selected under the 'USER' project. The main window shows the UCF file content for 'test.ucf*', with a yellow circle highlighting the motor_wedge_0 and motor_wedge_1 pin configurations. The console at the bottom shows the successful generation of addresses for the motor_wedge_0 and xps_bram_if_cntlr_1 components.

```
12 Net LEDs_5Bit_GPIO_IO_pin<2> LOC=L9 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;  
13 Net LEDs_5Bit_GPIO_IO_pin<3> LOC=G12 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;  
14 Net LEDs_5Bit_GPIO_IO_pin<4> LOC=E6 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;  
15  
16 Net motor_wedge_0_ENCA1_pin LOC=AD20 | IOSTANDARD = LVCMOS33;  
17 Net motor_wedge_0_EN1_pin LOC=Y23 | IOSTANDARD = LVCMOS33;  
18 Net motor_wedge_0_INA1_pin LOC=V24 | IOSTANDARD = LVCMOS33;  
19 Net motor_wedge_0_ENCB2_pin LOC=W23 | IOSTANDARD = LVCMOS33;  
20 Net motor_wedge_0_INB2_pin LOC=V22 | IOSTANDARD = LVCMOS33;  
21  
22 Net motor_wedge_0_ENCB1_pin LOC=AA22 | IOSTANDARD = LVCMOS33;  
23 Net motor_wedge_0_INB1_pin LOC=Y22 | IOSTANDARD = LVCMOS33;  
24 Net motor_wedge_0_ENCA2_pin LOC=AC18 | IOSTANDARD = LVCMOS33;  
25 Net motor_wedge_0_EN2_pin LOC=AC19 | IOSTANDARD = LVCMOS33;  
26 Net motor_wedge_0_INA2_pin LOC=Y18 | IOSTANDARD = LVCMOS33;  
27  
28 Net motor_wedge_1_ENCA1_pin LOC=V23 | IOSTANDARD = LVCMOS33;  
29 Net motor_wedge_1_EN1_pin LOC=U24 | IOSTANDARD = LVCMOS33;  
30 Net motor_wedge_1_INA1_pin LOC=T23 | IOSTANDARD = LVCMOS33;  
31 Net motor_wedge_1_ENCB2_pin LOC=T24 | IOSTANDARD = LVCMOS33;  
32 Net motor_wedge_1_INB2_pin LOC=R23 | IOSTANDARD = LVCMOS33;  
33  
34 Net motor_wedge_1_ENCB1_pin LOC=AA18 | IOSTANDARD = LVCMOS33;  
35 Net motor_wedge_1_INB1_pin LOC=AC16 | IOSTANDARD = LVCMOS33;  
36 Net motor_wedge_1_ENCA2_pin LOC=AD16 | IOSTANDARD = LVCMOS33;  
37 Net motor_wedge_1_EN2_pin LOC=T18 | IOSTANDARD = LVCMOS33;  
38 Net motor_wedge_1_INA2_pin LOC=U19 | IOSTANDARD = LVCMOS33;
```

```
(0xc2440000-0xc244ffff) motor_wedge_0 plb  
(0xffffe0000-0xffffffff) xps_bram_if_cntlr_1 plb  
Generated Addresses Successfully
```

Copy these from UCF text document into the UCF file in XPS like before.

The screenshot displays the Xilinx Platform Studio (XPS) interface. The main window is titled "Xilinx Platform Studio - [I:\Xilinx\Test\test\test.xmp - [test.ucf*]". The menu bar includes File, Edit, View, Project, Hardware, Software, Device Configuration, Debug, Simulation, Window, and Help. The toolbar contains various icons for file operations and project management.

The IP Catalog pane on the left shows a tree view of IP cores. Under "Project Local PCores", the "USER" folder is expanded to show the "MOTOR_WEDGE" core with version "1.00.a".

The main editor area displays a list of net declarations for the "test.ucf*" file. The code is as follows:

```
12 Net LEDs_5Bit_GPIO_IO_pin<2> LOC=L9 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;  
13 Net LEDs_5Bit_GPIO_IO_pin<3> LOC=G12 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;  
14 Net LEDs_5Bit_GPIO_IO_pin<4> LOC=E6 | IOSTANDARD = LVCMOS25 | PULLUP | SLEW = SLOW | DRIVE = 2 | TIG;  
15  
16 Net motor_wedge_0_ENCA1_pin LOC=AD20 | IOSTANDARD = LVCMOS33;  
17 Net motor_wedge_0_EN1_pin LOC=Y23 | IOSTANDARD = LVCMOS33;  
18 Net motor_wedge_0_INA1_pin LOC=V24 | IOSTANDARD = LVCMOS33;  
19 Net motor_wedge_0_ENCB2_pin LOC=W23 | IOSTANDARD = LVCMOS33;  
20 Net motor_wedge_0_INB2_pin LOC=V22 | IOSTANDARD = LVCMOS33;  
21  
22 Net motor_wedge_0_ENCB1_pin LOC=AA22 | IOSTANDARD = LVCMOS33;  
23 Net motor_wedge_0_INB1_pin LOC=Y22 | IOSTANDARD = LVCMOS33;  
24 Net motor_wedge_0_ENCA2_pin LOC=AC18 | IOSTANDARD = LVCMOS33;  
25 Net motor_wedge_0_EN2_pin LOC=AC19 | IOSTANDARD = LVCMOS33;  
26 Net motor_wedge_0_INA2_pin LOC=Y18 | IOSTANDARD = LVCMOS33;  
27  
28 Net motor_wedge_1_ENCA1_pin LOC=V23 | IOSTANDARD = LVCMOS33;  
29 Net motor_wedge_1_EN1_pin LOC=U24 | IOSTANDARD = LVCMOS33;  
30 Net motor_wedge_1_INA1_pin LOC=T23 | IOSTANDARD = LVCMOS33;  
31 Net motor_wedge_1_ENCB2_pin LOC=T24 | IOSTANDARD = LVCMOS33;  
32 Net motor_wedge_1_INB2_pin LOC=R23 | IOSTANDARD = LVCMOS33;  
33  
34 Net motor_wedge_1_ENCB1_pin LOC=AA18 | IOSTANDARD = LVCMOS33;  
35 Net motor_wedge_1_INB1_pin LOC=AC16 | IOSTANDARD = LVCMOS33;  
36 Net motor_wedge_1_ENCA2_pin LOC=AD16 | IOSTANDARD = LVCMOS33;  
37 Net motor_wedge_1_EN2_pin LOC=T18 | IOSTANDARD = LVCMOS33;  
38 Net motor_wedge_1_INA2_pin LOC=U19 | IOSTANDARD = LVCMOS33;  
39
```

The Console pane at the bottom shows the following output:


```
(0xc2440000-0xc244ffff) motor_wedge_0 plb  
(0xfffe0000-0xffffffff) xps_bram_if_cntlr_1 plb  
Generated Addresses Successfully
```


The taskbar at the bottom shows the Windows taskbar with several open applications: ISE Project..., 王家琪, Documents, pcores, Tutorial - ..., UCF - Note..., and Xilinx Plat... The system clock shows 10:34 AM on 4/5/2011.

Adding IPs is completed. Exit XPS and go back to ISE.


Part IV: Create a Software Project in SDK

This part will show you how to actually put some codes in this project and run it in FPGA.






Before opening SDK, we need to export hardware design to it in ISE.



Add the UCF file.



The UCF file is under the "data" folder in the "test"(embedded core) of the project folder "Test".

ISE Project Navigator (M.81d) - I:\Xilinx\Test\Test.xise

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- Test
 - xc4vfx20-10ff672
 - test (test.xmp)

No Processes Running

Processes: test

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- Implement Design
- Generate Programming File
- Configure Target Device
- Update Bitstream with Processor Data
- Export Hardware Design To SDK
- Analyze Design Using ChipScope

Start Design Files Libraries

Console

Console Errors Warnings Find in Files Results

Add an existing source file to the project

OKB/S OKB/S

10:39 AM 4/5/2011


Adding Source Files...

The following allows you to see the status of the source files being added to the project. It also allows you to specify the Design View association, and for VHDL sources the library, for sources which are successfully added to the project.

File Name	Association	Library
1 test.ucf	Implementatio	work

Adding files to project: 1 of 1 files (0 errors)

OK Cancel Help




Check the UCF file.

The screenshot shows the Xilinx ISE software interface. On the left, the 'Design' window displays a hierarchy for a project named 'Test' on a xc4vfx20-10ff672 device, with files 'test (test.xmp)' and 'test.ucf'. Below this, the 'Processes' window shows a list of tasks for the 'test' process, with 'Export Hardware Design To SDK' highlighted in blue and enclosed in a yellow box. An orange arrow points from this box to the text below. The main console window on the right displays a list of hardware nets for a Virtex 4 ML405 Evaluation Platform, including RS232 Uart pins, 4-bit and 5-bit GPIO pins, and motor wedge pins, each with its location (LOC) and IOSTANDARD.

```
1 # Virtex 4 ML405 Evaluation Platform
2 Net fpga_0_RS232_Uart_RX_pin LOC=T4 | IOSTANDARD =
3 Net fpga_0_RS232_Uart_TX_pin LOC=T8 | IOSTANDARD =
4
5 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<0> LOC=A10 | IOSTANDARD =
6 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<1> LOC=B10 | IOSTANDARD =
7 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<2> LOC=F13 | IOSTANDARD =
8 Net fpga_0_LEDs_4Bit_GPIO_IO_pin<3> LOC=F14 | IOSTANDARD =
9
10 Net LEDs_5Bit_GPIO_IO_pin<0> LOC=G4 | IOSTANDARD =
11 Net LEDs_5Bit_GPIO_IO_pin<1> LOC=L7 | IOSTANDARD =
12 Net LEDs_5Bit_GPIO_IO_pin<2> LOC=L9 | IOSTANDARD =
13 Net LEDs_5Bit_GPIO_IO_pin<3> LOC=G12 | IOSTANDARD =
14 Net LEDs_5Bit_GPIO_IO_pin<4> LOC=E6 | IOSTANDARD =
15
16 Net motor_wedge_0_ENCA1_pin LOC=AD20 | IOSTANDARD =
17 Net motor_wedge_0_EN1_pin LOC=Y23 | IOSTANDARD = LV
18 Net motor_wedge_0_INA1_pin LOC=V24 | IOSTANDARD = I
19 Net motor_wedge_0_ENCB2_pin LOC=W23 | IOSTANDARD =
20 Net motor_wedge_0_INB2_pin LOC=V22 | IOSTANDARD = I
21
22 Net motor_wedge_0_ENCB1_pin LOC=AA22 | IOSTANDARD =
23 Net motor_wedge_0_INB1_pin LOC=Y22 | IOSTANDARD = I
24 Net motor_wedge_0_ENCA2_pin LOC=AC18 | IOSTANDARD =
25 Net motor_wedge_0_EN2_pin LOC=AC19 | IOSTANDARD = I
26 Net motor_wedge_0_INA2_pin LOC=Y18 | IOSTANDARD = I
27
28 Net motor_wedge_1_ENCA1_pin LOC=V23 | IOSTANDARD =
```

Double click on it to export hardware design to SDK. This might take several minutes.



When export process is done, double click on the test.xmp to open XPS .

Xilinx Platform Studio - I:\Xilinx\Test\test\test.xmp - [System Assembly View]

File Edit View Project Hardware Software Device Configuration Debug Simulation Window Help

Project Options...
Export Hardware Design to SDK...

IP Catalog

Description

- EDK Install
 - Generate Block Diagram Image
 - Generate and View Design Report
 - View Design Summary
 - Rescan User Repositories
 - Launch Xilinx Bash Shell
 - Customize Buttons...
 - Clean All Generated Files
 - Terminate Running Process
- Analog
- Arithmetic
- Bus and Bridge
- Clock, Reset and
- Communication
- Communication
- DMA and Timer
- Debug
- FPGA Reconfiguration
- General Purpose
- IO Modules
- Interprocessor Communication
- Memory and Memory Controller
- PCI
- Peripheral Controller
- Processor
- Utility
- Project Local PCores
- USER

Bus Interfaces

Name	Bus Name	IP Type	IP Version
plb		plb_v46	1.05.a
ppc405_0		ppc405_virt...	2.01.b
plb_bram_if_cntlr_1_bram		bram_block	1.00.a
xps_bram_if_cntlr_1		xps_bram_if...	1.00.b
jtagppc_cntlr_inst		jtagppc_cntlr	2.01.c
motor_wedge_0		motor_wed...	1.00.a
SPLB	plb		
motor_wedge_1		motor_wed...	1.00.a
SPLB	plb		
motor_wedge_2		motor_wed...	1.00.a
SPLB	plb		
proc_sys_reset_0		proc_sys_re...	3.00.a
LEDs_4Bit		xps_gpio	2.00.a
LEDs_5Bit		xps_gpio	2.00.a
RS232_Uart		xps_uartlite	1.01.a
clock_generator_0		clock_gene...	4.01.a

Legend

- Master
- Slave
- Master/Slave
- Target
- Initiator
- Connected
- Unconnected
- Monitor
- Production
- License (paid)
- License (eval)
- Local
- Pre Production
- Beta
- Development
- Superseded
- Discontinued

Console


Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

Export Hardware Design to SDK

Windows Taskbar: Gmail - 收件箱 ..., ISE Project Navi..., Documents (E): Documents, Tutorial - Micro..., Xilinx Platform ...

Open SDK from here.

Export to SDK / Launch SDK

 This dialog allows you to export hardware platform information to be used in SDK.

Include bitstream and BMM file

(This project has been instantiated in Project Navigator. After exporting to SDK, you must manually copy the bitstream and <design>_bd.bmm file from the Project Navigator directory to the export directory displayed below)


Directory location for hardware description files

SDK\SDK_Export

Export Only **Export & Launch SDK** Cancel Help

Export to SDK and then Launch SDK

ve Master/Slave Target Initiator Connected Unconnected Monitor



Now we opened SDK and there are some files should be automatically generated after we exporting hardware design to it in ISE.

Create a Software Project

The screenshot shows the Xilinx SDK IDE interface. The 'File' menu is open, with 'New' selected. The 'New' submenu is visible, showing options like 'Xilinx C Project', 'Xilinx Hardware Platform Specification', 'Xilinx Board Support Package', 'Project...', 'Source Folder', 'Folder', 'Source File', 'Header File', 'File from Template', 'Class', and 'Other...'. The 'Other...' option is highlighted with a yellow box. The main editor area shows a file named 'hw_platform_0/system.xml'. The right-hand side of the IDE displays the 'Xilinx SDK' welcome page, which includes a 'Watch Now' button and links for 'Getting Started' and 'Known Issues'. The bottom of the IDE shows a terminal window with the following output:

```
**** Build of configuration Debug for project test_0 ****  
Nothing to build for project test_0
```

The Windows taskbar at the bottom shows the system tray with the date and time: 11:08 AM 4/5/2011. The taskbar also includes icons for various applications, including Gmail, ISE Project, Documents, Tutorial, Xilinx Plat..., and C/C++ - t...

New Project

New Xilinx C Project

Create a managed make application project. Choose from one of the sample applications.

Project name:

Use default location

Location:

Target Hardware

Hardware Platform:

Processor:

Select Project Template

	Description
<input type="checkbox"/> Dhurstone	
<input checked="" type="checkbox"/> Empty Application	Let's say 'Hello World' in C.
<input type="checkbox"/> lwIP Echo Server	
<input type="checkbox"/> Memory Tests	
<input type="checkbox"/> Peripheral Tests	
<input type="checkbox"/> SREC Bootloader	
<input type="checkbox"/> Xilkernel POSIX Threads Demo	



New Project

New Xilinx C Project

Create a managed make application project. Choose from one of the sample applications.

Project name:

Use default location


Location:


Hardware Platform:

Processor:


	Description
Dhrystone	
Empty Application	A blank C project.
Hello World	
lwIP Echo Server	
Memory Tests	
Peripheral Tests	
SREC Bootloader	
Xilkernel POSIX Threads Demo	


Put the name of the project here.






Same thing. But do leave "_bsp_0" here.





Project we have created.

Wait for the project has been created completely before doing any changes.





File Explorer window showing the path: << TEMP (I:) >> Xilinx > Tutorial Materials > Function Codes > Test

Name	Date modified	Type	Size
Iscript.ld	4/5/2011 11:15 AM	LD File	5 KB
main.h	4/5/2011 11:19 AM	H File	
ML405_LED.c	4/5/2011 11:15 AM	C File	
ML405_LED.h	4/5/2011 11:15 AM	H File	
test.c	4/5/2011 11:20 AM	C File	
uart.c	4/5/2011 11:15 AM	C File	
uart.h	4/5/2011 11:15 AM	H File	


7 items selected Date modified: 4/5/2011 11:15 AM Date created: 4/5/2011 11:26 AM Size: 7.66 KB

Context menu for 7-Zip:


- 7-Zip
- Scan with Microsoft Security Essentials...
- 使用 360解除占用
- 使用 360强力删除
- 使用 360杀毒 扫描
- TortoiseSVN
- Send to
- Cut
- Copy
- Create shortcut
- Delete
- Rename
- Properties




Copy the codes under the folder "test" in the "Function Codes" folder.




Paste these files here at "src" folder under the C project we built(test_0).



Build the project by saving it or some other ways. We will get .elf file which is to be downloaded into the FPGA.



These two file should be generated automatically .




The .elf file is what we are going to download into FPGA.

Program FPGA

Program FPGA

Specify the bitstream and the ELF files that reside in BRAM memory




Hardware Specification: I:\Xilinx\Test\test\SDK\SDK_Workspace_35\hw_platform_0\system.xml

Bitstream: I:\Xilinx\Test\test\SDK\SDK_Workspace_35\hw_platform_0\system.bit

BMM File: I:\Xilinx\Test\test\SDK\SDK_Workspace_35\hw_platform_0\system_bd.bmm

Processor	ELF File to Initialize in Block RAM
ppc405_0	I:\Xilinx\Test\test\SDK\SDK_Workspace_35\test_0\De






Downloading.

Result

First, two sets of LEDs on the ML405 should be blinking. Then some message should be sent through UART to your PC.



```
SSCOM3.2
Testing...
Testing...
Testing...
Testing...
Testing...
```

Open your hyper-terminal or something like it. Chose the com you connected and set Baud Rate as 9600. Details about it can be found in the property of the uart IP core in XPS.

